cy284108 SpectraLinear Inc, cy284108 Datasheet - Page 2
![no-image](/images/no-image-200.jpg)
cy284108
Manufacturer Part Number
cy284108
Description
Clock Generator For Intel Blackford And Bayshore Chipsets
Manufacturer
SpectraLinear Inc
Datasheet
1.CY284108.pdf
(16 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
cy284108ZXC
Manufacturer:
CY
Quantity:
69
Company:
Part Number:
cy284108ZXC
Manufacturer:
CY
Quantity:
323
Part Number:
cy284108ZXC
Manufacturer:
CYP
Quantity:
20 000
Part Number:
cy284108ZXCT
Manufacturer:
SPECTRALINEAR
Quantity:
20 000
Rev 1.0, November 22, 2006
Pin Description
X1
X2
REF[1:0]
PCI[3:0]
PCIF[2:0]
USB_48
CPU[T/C][3:0]
SRC[T/C][4:0]
FS_A
FS_B/TEST_MODE
FS_C/TEST_SEL
IREF
VTT_PWRGD#/PD
SCLK
SDATA
VDD_REF
VSS_REF
VDD_PCI
VSS_PCI
VDD_48
VSS_48
VDD_SRC
VSS_SRC
VDD_CPU
VSS_CPU
VDD_A
VSS_A
NC
Name
52
51
55, 54
6,5,4,3
11,10,9
13
37,36;40,39;
43,42;46,45
26,27;24,23;
21,22;19,18;
16,17
48
49
56
33
31
29
30
53
50
1,8
2,7
12
14
15,25,28
20
38,44,47
41
35
34
32
Pin Number
O, DIF
O, DIF
O, SE
O, SE
O, SE
O, SE
O,SE
PWR
I, PD
PWR
GND
PWR
GND
GND
PWR
GND
PWR
GND
PWR
GND
Type
I/O
–
I
I
I
I
I
I
14.18 MHz crystal input
14.18 MHz crystal output
14.18 MHz reference clock
33 MHz clocks
33 MHz free running clock. Is not disabled via Software PCI_STOP.
Fixed 48 MHz USB clock output
Differential CPU clock outputs
Differential serial reference clocks. SRC[T/C]4 is recommended for SATA.
3.3V-tolerant input for CPU frequency selection. Refer to DC Electrical
Specifications table for Vil_FS and Vih_FS specifications.
3.3V-tolerant inputs for CPU frequency selection/selects REF/N or Hi-Z
when in test mode. Refer to DC Electrical Specifications table for Vil_FS and
Vih_FS specifications.
At VTTPWRGD# asserted low (see page 10 for diagram), this pin is sampled
to determine test mode functionality
0 = Hi-Z
1 = REF/N
3.3V-tolerant inputs for CPU frequency selection/selects test mode if pulled
to 3.3V when VTT_PWRGD# is asserted low (seepage 10 for diagram).
Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifica-
tions
A precision resistor is attached to this pin, which is connected to the internal
current reference
DF3.3V LVTTL input is a level sensitive strobe used to latch the FS_A,
FS_B, FS_C/TEST_SEL inputs. After VTT_PWRGD# (active low) assertion,
this pin becomes a realtime input for asserting power down (active high).
See page 10 for diagram.
SMBus-compatible SCLOCK
SMBus-compatible SDATA
3.3V power supply for outputs
Ground for outputs
3.3V power supply for outputs
Ground for outputs
3.3V power supply for outputs
Differential CPU clock outputs
3.3V power supply for outputs
Ground for outputs
3.3V power supply for outputs
Ground for outputs
3.3V power supply for outputs
Ground for outputs
No Connection
Description
CY284108
Page 2 of 16