cy29949ait Cypress Semiconductor Corporation., cy29949ait Datasheet

no-image

cy29949ait

Manufacturer Part Number
cy29949ait
Description
2.5v Or 3.3v 200-mhz 1 15 Clock Distribution Buffer
Manufacturer
Cypress Semiconductor Corporation.
Datasheet
Cypress Semiconductor Corporation
Document #: 38-07289 Rev. *D
Features
• 2.5V or 3.3V operation
• 200-MHz clock support
• LVPECL or LVCMOS/LVTTL clock input
• LVCMOS-/LVTTL-compatible outputs
• 15 clock outputs: drive up to 30 clock lines
• 1X and 1/2X configurable outputs
• Output three-state control
• 350 ps max. output-to-output skew
• Pin compatible with MPC949, MPC9449
• Available in Commercial and Industrial temp. range
• 52-pin TQFP package
Block Diagram
PECL_CLK#
PECL_SEL
PECL_CLK
TCLK_SEL
MR/OE#
DSELC
DSELD
DSELA
DSELB
0
1
2.5V or 3.3V 200-MHz 1:15 Clock Distribution Buffer
1
0
R
R
R
R
1
2
2
2
2
1
1
1
0
1
0
1
0
1
0
1
3901 North First Street
6
3
4
2
QA(0:1)
QB(0:2)
QC(0:3)
QD(0:5)
PECL_CLK#
Description
The CY29949 is a low-voltage 200-MHz clock distribution
buffer with the capability to select either a differential LVPECL
or LVCMOS/LVTTL compatible input clocks. These clock
sources can be used to provide for test clocks as well as the
primary system clocks. All other control inputs are
LVCMOS/LVTTL compatible. The 15 outputs are LVCMOS or
LVTTL compatible and can drive 50
nated transmission lines. For series terminated transmission
lines, each output can drive one or two traces giving the device
an effective fanout of 1:30.
The CY29949 is capable of generating 1X and 1/2X signals
from a 1X source. These signals are generated and retimed
internally to ensure minimal skew between the 1X and 1/2X
signals. SEL(A:D) inputs allow flexibility in selecting the ratio
of 1X to1/2X outputs.
The CY29949 outputs can also be three-stated via the
MR/OE# input. When MR/OE# is set HIGH, it resets the
internal flip-flops and three-states the outputs.
PECL_CLK
PCLK_SEL
TCLK_SEL
MR/OE#
DSELC
DSELD
DSELA
DSELB
TCLK0
TCLK1
Pin Configuration
VDD
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
52 51 50 49 48 47 46 45 44 43 42 41 40
14 15 16 17 18 19 20 21 22 23 24 25 26
San Jose
CY29949
,
CA 95134
Revised November 6, 2003
series or parallel termi-
39
38
37
36
35
34
33
32
31
30
29
28
27
408-943-2600
CY29949
NC
VSS
QC0
VDDC
QC1
VSS
QC2
VDDC
QC3
VSS
VSS
QD5
NC
[+] Feedback

Related parts for cy29949ait

cy29949ait Summary of contents

Page 1

Clock Distribution Buffer Features • 2.5V or 3.3V operation • 200-MHz clock support • LVPECL or LVCMOS/LVTTL clock input • LVCMOS-/LVTTL-compatible outputs • 15 clock outputs: drive clock lines • 1X and ...

Page 2

Pin Description Pin Name PWR 6 PECL_CLK 7 PECL_CLK TCLK(0,1) 49, 51 QA(1,0) VDDC 42, 44, 46 QB(2:0) VDDC 31, 33, 35, 37 QC(3:0) VDDC 16, 18, 20, 22, QD(5:0) VDDC 24 10, 11, 12 ...

Page 3

Maximum Ratings Maximum Input Voltage Relative ............ V SS Maximum Input Voltage Relative ............. V DD Storage Temperature: ................................–65° 150°C Operating Temperature: ................................ –40°C to +85°C Maximum ESD Protection............................................... 2 kV ...

Page 4

AC Parameters ( 3.3V ±10% or 2.5V ±5%, over the specified temperature range) DD DDC Parameter Description [7] Fmax Input Frequency [7] Tpd PECL_CLK to Q Delay [7] TCLK to Q Delay [7] PECL_CLK to Q Delay ...

Page 5

... PECL_CLK Figure 3. Propagation Delay (TPD) Test Reference LVCMOS_CLK Q Figure 4. LVCMOS Propagation Delay (TPD) Test Reference Ordering Information Part Number CY29949AI 52 Pin TQFP CY29949AIT 52 Pin TQFP - Tape and Reel CY29949AC 52 Pin TQFP CY29949ACT 52 Pin TQFP - Tape and Reel Document #: 38-07289 Rev ...

Page 6

Package Drawing and Dimensions 52-Lead Thin Plastic Quad Flat Pack ( 1.0 mm) A52B All product and company names mentioned in this document may be the trademarks of their respective holders. Document #: 38-07289 Rev. *D © ...

Page 7

Document History Page Document Title: CY29949 2.5V or 3.3V 200-MHz 1:15 Clock Distribution Buffer Document Number: 38-07289 REV. ECN NO. Issue Date ** 111100 02/01/02 *A 116783 08/14/02 *B 118463 09/09/02 *C 122881 12/22/02 *D 130132 11/07/03 Document #: 38-07289 ...

Related keywords