cy29976 Cypress Semiconductor Corporation., cy29976 Datasheet - Page 3

no-image

cy29976

Manufacturer Part Number
cy29976
Description
3.3v, 125-mhz, Multi-output Zero Delay Buffer
Manufacturer
Cypress Semiconductor Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cy29976AI
Manufacturer:
CY
Quantity:
15 724
Part Number:
cy29976AI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
cy29976AIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
cy29976AXI
Manufacturer:
Microchip
Quantity:
2 354
Part Number:
cy29976AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
cy29976AXIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Description
The CY29976 has an integrated PLL that provides low-skew
and low-jitter clock outputs for high-performance microproces-
sors. Three independent banks of four outputs as well as an
independent PLL feedback output, FB_OUT, provide excep-
tional flexibility for possible output configurations. The PLL is
ensured stable operation given that the VCO is configured to
run between 200 MHz to 480 MHz. This allows a wide range
of output frequencies up to125 MHz.
The phase detector compares the input reference clock to the
external feedback input. For normal operation, the external
feedback input, FB_IN, is connected to the feedback output,
FB_OUT. The internal VCO is running at multiples of the input
reference clock set by FB_SEL(0:2) and VCO_SEL select in-
puts, refer to Frequency Table. The VCO frequency is then
Table 2.
Document #: 38-07413 Rev. *A
VCO_SEL
0
0
0
0
1
1
1
1
SELA1
0
0
1
1
0
0
1
1
SELA0
0
1
0
1
0
1
0
1
VCO/12
VCO/24
VCO/12
VCO/4
VCO/8
VCO/2
VCO/6
VCO/4
QA
SELB1
0
0
1
1
0
0
1
1
divided down to provide the required output frequencies.
These dividers are set by SELA(0,1), SELB(0,1), SELC(0,1)
select inputs, see Table 2 below. For situations were the VCO
needs to run at relatively low frequencies and hence might not
be stable, assert VCO_SEL low to divide the VCO frequency
by 2. This will maintain the desired output relationships, but will
provide an enhanced PLL lock range.
The CY29976 is also capable of providing inverted output
clocks. When INV_CLK is asserted HIGH, QC2 and QC3 out-
put clocks are inverted. These clocks could be used as feed-
back outputs to the CY29976 or a second PLL device to gen-
erate early or late clocks for a specific design. This inversion
does not affect the output to output skew.
SELB0
0
1
0
1
0
1
0
1
VCO/12
VCO/20
VCO/10
VCO/4
VCO/8
VCO/2
VCO/6
VCO/4
QB
SELC1
0
0
1
1
0
0
1
1
SELC0
0
1
0
1
0
1
0
1
CY29976
Page 3 of 10
VCO/16
VCO/12
VCO/4
VCO/8
VCO/8
VCO/2
VCO/6
VCO/4
QC
[+] Feedback

Related parts for cy29976