MX29LV320MB Macronix International, MX29LV320MB Datasheet - Page 2

no-image

MX29LV320MB

Manufacturer Part Number
MX29LV320MB
Description
32M-BIT [4M x 8/2M x 16] SINGLE VOLTAGE 3V ONLY FLASH MEMORY
Manufacturer
Macronix International
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MX29LV320MBTC-70R
Manufacturer:
MX
Quantity:
20 000
Part Number:
MX29LV320MBTI-90
Manufacturer:
VISHAY
Quantity:
1 528
MX29LV320MT/B uses a command register to manage
this functionality.
MXIC Flash technology reliably stores memory contents
even after 100,000 erase and program cycles. The MXIC
cell is designed to optimize the erase and program mecha-
nisms. In addition, the combination of advanced tunnel
oxide processing and low internal electric fields for erase
and programming operations produces reliable cycling.
The MX29LV320MT/B uses a 2.7V to 3.6V VCC supply
to perform the High Reliability Erase and auto Program/
Erase algorithms.
The highest degree of latch-up protection is achieved with
MXIC's proprietary non-epi process. Latch-up protection
is proved for stresses up to 100 milliamperes on address
and data pin from -1V to VCC + 1V.
AUTOMATIC PROGRAMMING
The MX29LV320MT/B is byte/word/page programmable
using the Automatic Programming algorithm. The Auto-
matic Programming algorithm makes the external sys-
tem do not need to have time out sequence nor to verify
the data programmed. The typical chip programming time
at room temperature of the MX29LV320MT/B is less than
31.5 seconds.
AUTOMATIC PROGRAMMING ALGORITHM
MXIC's Automatic Programming algorithm require the user
to only write program set-up commands (including 2 un-
lock write cycle and A0H) and a program command (pro-
gram data and address). The device automatically times
the programming pulse width, provides the program veri-
fication, and counts the number of sequences. A status
bit similar to DATA# polling and a status bit toggling be-
tween consecutive read cycles, provide feedback to the
user as to the status of the programming operation.
AUTOMATIC CHIP ERASE
The entire chip is bulk erased using 50 ms erase pulses
according to MXIC's Automatic Chip Erase algorithm.
Typical erasure at room temperature is accomplished in
less than 32 seconds. The Automatic Erase algorithm
automatically programs the entire array prior to electrical
erase. The timing and verification of electrical erase are
P/N:PM1129
2
controlled internally within the device.
AUTOMATIC SECTOR ERASE
The MX29LV320MT/B is sector(s) erasable using
MXIC's Auto Sector Erase algorithm. Sector erase modes
allow sectors of the array to be erased in one erase cycle.
The Automatic Sector Erase algorithm automatically pro-
grams the specified sector(s) prior to electrical erase.
The timing and verification of electrical erase are con-
trolled internally within the device.
AUTOMATIC ERASE ALGORITHM
MXIC's Automatic Erase algorithm requires the user to
write commands to the command register using stan-
dard microprocessor write timings. The device will auto-
matically pre-program and verify the entire array. Then
the device automatically times the erase pulse width,
provides the erase verification, and counts the number of
sequences. A status bit toggling between consecutive
read cycles provides feedback to the user as to the sta-
tus of the programming operation.
Register contents serve as inputs to an internal state-
machine which controls the erase and programming cir-
cuitry. During write cycles, the command register inter-
nally latches address and data needed for the program-
ming and erase operations. During a system write cycle,
addresses are latched on the falling edge, and data are
latched on the rising edge of WE# .
MXIC's Flash technology combines years of EPROM
experience to produce the highest levels of quality, reli-
ability, and cost effectiveness. The MX29LV320MT/B
electrically erases all bits simultaneously using Fowler-
Nordheim tunneling. The bytes are programmed by us-
ing the EPROM programming mechanism of hot electron
injection.
During a program cycle, the state-machine will control
the program sequences and command register will not
respond to any command set. During a Sector Erase
cycle, the command register will only respond to Erase
Suspend command. After Erase Suspend is completed,
the device stays in read mode. After the state machine
has completed its task, it will allow the command regis-
ter to respond to its full command set.
MX29LV320MT/B
REV. 1.1 , JUL. 14, 2005
www.DataSheet4U.com

Related parts for MX29LV320MB