MX29LV004CB Macronix, MX29LV004CB Datasheet
MX29LV004CB
Related parts for MX29LV004CB
MX29LV004CB Summary of contents
Page 1
FEATURES • Extended single - supply voltage range 2.7V to 3.6V • 524,288 x 8 • Single power supply operation - 3.0V only operation for read, erase and program operation • Fully compatible with MX29LV004T/B device • Fast access time: ...
Page 2
PIN CONFIGURATIONS 40 TSOP (Standard Type) (10mm x 20mm) A16 1 A15 2 A14 3 A13 4 A12 5 A11 WE# 9 RESET RY/BY# 12 A18 ...
Page 3
... SA2 64Kbytes SA3 64Kbytes SA4 64Kbytes SA5 64Kbytes SA6 64Kbytes SA7 32Kbytes SA8 8Kbytes SA9 8Kbytes SA10 16Kbytes Table 2: MX29LV004CB SECTOR ARCHITECTURE Sector Sector Size Byte Mode SA0 16Kbytes SA1 8Kbytes SA2 8Kbytes SA3 32Kbytes SA4 64Kbytes SA5 64Kbytes SA6 64Kbytes ...
Page 4
BLOCK DIAGRAM CONTROL CE# OE# INPUT WE# LOGIC RESET# (for 40-TSOP) ADDRESS LATCH A0-A18 AND BUFFER Q0-Q7 P/N:PM1148 MX29LV004C T/B PROGRAM/ERASE HIGH VOLTAGE STATE REGISTER FLASH ARRAY ARRAY SOURCE HV Y-PASS GATE PGM SENSE DATA AMPLIFIER HV DATA LATCH PROGRAM ...
Page 5
AUTOMATIC PROGRAMMING The MX29LV004C T/B is byte programmable using the Automatic Programming algorithm. The Automatic Pro- gramming algorithm makes the external system do not need to have time out sequence nor to verify the data programmed. The typical chip programming ...
Page 6
Table 1 and Table 2). The rest of address bits, as shown in table3, are don't care. Once all neces- sary bits have been set as required, the ...
Page 7
TABLE 4. MX29LV004C T/B COMMAND DEFINITIONS First Bus Command Bus Cycle Cycle Addr Reset 1 XXXH F0H Read 1 RA Read Silicon ID 4 555H AAH 2AAH Sector Protect 4 555H AAH 2AAH Verify Program 4 555H AAH 2AAH Chip ...
Page 8
COMMAND DEFINITIONS Device operations are selected by writing specific ad- dress and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the device to the TABLE 5. MX29LV004C ...
Page 9
REQUIREMENTS FOR READING ARRAY DATA To read array data from the outputs, the system must drive the CE# and OE# pins to VIL. CE# is the power control and selects the device. OE# is the output control and gates array ...
Page 10
... Following the command write, a read cycle with A1=VIL, A0=VIL retrieves the manufacturer code of C2H. A read cycle with A1=VIL, A0=VIH returns the device code of B5H for MX29LV004CT, B6H for MX29LV004CB. SET-UP AUTOMATIC CHIP/SECTOR ERASE COMMANDS Chip erase is a six-bus cycle operation. There are two " ...
Page 11
... A0 A1 Manufacture code VIL VIL Device code VIH VIL for MX29LV004CT Device code VIH VIL for MX29LV004CB Sector Protection X VIH Verification X VIH READING ARRAY DATA The device is automatically set to reading array data after device power-up. No commands are required to re- trieve data. The device is also ready to read array data after completing an Automatic Program or Automatic Erase algorithm ...
Page 12
SECTOR ERASE COMMANDS The Automatic Sector Erase does not require the de- vice to be entirely pre-programmed prior to executing the Automatic Sector Erase Set-up command and Au- tomatic Sector Erase command. Upon executing the Automatic Sector Erase command, the ...
Page 13
ERASE SUSPEND This command only has meaning while the state ma- chine is executing Automatic Sector Erase operation, and therefore will only be responded during Automatic Sector Erase operation. When the Erase Suspend com- mand is written during a sector ...
Page 14
Only erase operations can convert a "0" "1". WRITE OPERATION STATUS The device provides several bits to determine the sta- tus of a write operation: Q2, Q3, Q5, Q6, Q7, and RY/ BY#. Table 10 and ...
Page 15
The system can use Q6 and Q2 together to determine whether a sector is actively erasing or is erase sus- pended. When the device is actively erasing (that is, the ...
Page 16
If this time-out condition occurs during the byte program- ming operation, it specifies that the entire sector con- taining that byte is bad and ...
Page 17
WE# pulse and is terminated on the rising edge. Please refer to sector protect algorithm and waveform. To verify programming of the protection circuitry, the pro- gramming equipment ...
Page 18
ABSOLUTE MAXIMUM RATINGS Storage Temperature Plastic Packages . . . . . . . . . . . . . ..... -65 Ambient Temperature with Power Applied .... ...
Page 19
Table 8. CAPACITANCE SYMBOL PARAMETER CIN1 Input Capacitance CIN2 Control Pin Capacitance COUT Output Capacitance Table 9. DC CHARACTERISTICS TA = -40 Symbol PARAMETER ILI Input Leakage Current ILIT A9 Input Leakage Current ILO Output Leakage Current ...
Page 20
AC CHARACTERISTICS TA = -40 Table 10. READ OPERATIONS SYMBOL PARAMETER tRC Read Cycle Time (Note 1) tACC Address to Output Delay tCE CE# to Output Delay tOE OE# to Output Delay tDF OE# High to Output Float (Note1) tOEH ...
Page 21
Figure 1. SWITCHING TEST CIRCUITS DEVICE UNDER TEST Figure 2. SWITCHING TEST WAVEFORMS 3.0V 1. TESTING: Inputs are driven at 3.0V for a logic "1" and 0V for a logic "0". Input pulse rise and fall times are ...
Page 22
Figure 3. READ TIMING WAVEFORMS VIH Addresses VIL VIH CE# VIL VIH WE# VIL VIH OE# VIL HIGH Z VOH Outputs VOL VIH RESET# VIL P/N:PM1148 MX29LV004C T/B tRC ADD Valid tACC tCE tOE tOEH tACC DATA Valid 22 tDF ...
Page 23
AC CHARACTERISTICS TA = -40 Table 11. Erase/Program Operations SYMBOL PARAMETER tWC Write Cycle Time (Note 1) tAS Address Setup Time tAH Address Hold Time tDS Data Setup Time tDH Data Hold Time tOES Output Enable Setup Time tGHWL Read ...
Page 24
AC CHARACTERISTICS TA = -40 Table 12. Alternate CE# Controlled Erase/Program Operations SYMBOL PARAMETER tWC Write Cycle Time (Note 1) tAS Address Setup Time tAH Address Hold Time tDS Data Setup Time tDH Data Hold Time tOES Output Enable Setup ...
Page 25
Figure 4. COMMAND WRITE TIMING WAVEFORM VCC 3V VIH Addresses VIL tAS VIH WE# VIL tOES CE# VIH VIL tCS OE# VIH VIL VIH Data VIL P/N:PM1148 MX29LV004C T/B ADD Valid tAH tWPH tWP tCWC tCH tDS tDH DIN 25 ...
Page 26
AUTOMATIC PROGRAMMING TIMING WAVEFORM One byte data is programmed. Verify in fast algorithm and additional verification by external control are not re- quired because these operations are executed automati- cally by internal control circuit. Programming completion can be verified by ...
Page 27
Figure 6. AUTOMATIC PROGRAMMING ALGORITHM FLOWCHART Increment Address P/N:PM1148 MX29LV004C T/B START Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data A0H Address 555H Write Program Data/Address Data Poll from system No Verify Word Ok ? YES ...
Page 28
Figure 7. CE# CONTROLLED PROGRAM TIMING WAVEFORM 555 for program 2AA for erase Address tWC tWH WE# tGHEL OE# tCP CE# tWS tDS Data tRH RESET# RY/BY# NOTES: 1.PA=Program Address, PD=Program Data, DOUT=Data Out, Q7=complement of data written to device. ...
Page 29
AUTOMATIC CHIP ERASE TIMING WAVEFORM All data in chip are erased. External erase verification is not required because data is verified automatically by internal control circuit. Erasure completion can be veri- fied by Data# Polling and toggle bit checking after ...
Page 30
Figure 9. AUTOMATIC CHIP ERASE ALGORITHM FLOWCHART P/N:PM1148 MX29LV004C T/B START Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data 80H Address 555H Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data 10H Address ...
Page 31
AUTOMATIC SECTOR ERASE TIMING WAVEFORM Sector indicated by A12 to A17 are erased. External erase verify is not required because data are verified automatically by internal control circuit. Erasure comple- tion can be verified by Data# Polling and toggle bit ...
Page 32
Figure 11. AUTOMATIC SECTOR ERASE ALGORITHM FLOWCHART P/N:PM1148 MX29LV004C T/B START Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data 80H Address 555H Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data 30H Sector ...
Page 33
Figure 12. ERASE SUSPEND/ERASE RESUME FLOWCHART Note: If the system implements an endless erase suspend/resume loop, or the number of erase suspend/resume is exceeded 1024 times, then the 10ms time delay must be put into consideration. P/N:PM1148 MX29LV004C T/B START ...
Page 34
Figure 13. IN-SYSTEM SECTOR PROTECT/UNPROTECT TIMING WAVEFORM (RESET# Control) VID VIH RESET# SA, A6 A1, A0 Sector Protect or Sector Unprotect Data 60h 1us CE# WE# OE# Note: When sector protect, A6=0, A1=1, A0=0. When sector unprotect, A6=1, A1=1, A0=0. ...
Page 35
Figure 14. IN-SYSTEM SECTOR PROTECTION ALGORITHM WITH RESET#=VID Increment PLSCNT No PLSCNT=25? Yes Device failed P/N:PM1148 MX29LV004C T/B START PLSCNT=1 RESET#=VID Wait 1us No Temporary Sector First Write Unprotect Mode Cycle=60H Yes Set up sector address Write 60H to sector ...
Page 36
Figure 15. SECTOR PROTECT TIMING WAVEFORM (A9, OE# Control 12V 3V A9 tVLHT 12V 3V OE# tVLHT WE# CE# Data A18-A12 P/N:PM1148 MX29LV004C T/B tWPP 1 tOESP Sector Address 36 Verify tVLHT 01H F0H tOE REV. 1.1, AUG. ...
Page 37
Figure 16. SECTOR PROTECTION ALGORITHM (A9, OE# Control) No PLSCNT=32? Yes Device Failed P/N:PM1148 MX29LV004C T/B START Set Up Sector Addr PLSCNT=1 OE#=VID, A9=VID, CE#=VIL A6=VIL Activate WE# Pulse Time Out 150us Set WE#=VIH, CE#=OE#=VIL A9 should remain VID Read ...
Page 38
Figure 17. IN-SYSTEM SECTOR UNPROTECTION ALGORITHM WITH RESET#=VID Increment PLSCNT No PLSCNT=1000? Yes Device failed P/N:PM1148 MX29LV004C T/B START PLSCNT=1 RESET#=VID Wait 1us No Temporary Sector First Write Unprotect Mode Cycle=60H ? Yes No All sector Protect all sectors protected? ...
Page 39
Figure 18. TIMING WAVEFORM FOR CHIP UNPROTECTION (A9, OE# Control) A1 12V 3V A9 tVLHT A6 12V 3V OE# tVLHT WE# CE# Data A18-A12 Notes: tWPP1 (Write pulse width for sector protect)=100ns min, 10us(typ.). tWPP2 (Write pulse width for sector ...
Page 40
Figure 19. CHIP UNPROTECTION ALGORITHM (A9, OE# Control) Increment Sector Addr * It is recommended before unprotect whole chip, all sectors should be protected in advance. P/N:PM1148 MX29LV004C T/B START Protect All Sectors PLSCNT=1 Set OE#=A9=VID CE#=VIL, A6=1 Activate WE# ...
Page 41
WRITE OPERATION STATUS Figure 20. DATA# POLLING ALGORITHM NOTE : 1.VA=Valid address for programming P/N:PM1148 MX29LV004C T/B Start Read Q7~Q0 Add.=VA(1) Yes Q7 = Data ? Yes Read Q7~Q0 Add.=VA Yes Q7 = Data ...
Page 42
Figure 21. TOGGLE BIT ALGORITHM NO Note:1.Read toggle bit twice to determine whether or not it is toggling. 2. Recheck toggle bit because it may stop toggling as Q5 change to "1". P/N:PM1148 MX29LV004C T/B Start Read Q7-Q0 Read Q7-Q0 ...
Page 43
Figure 22. DATA# POLLING TIMINGS (DURING AUTOMATIC ALGORITHMS) tRC Address VA tACC tCE CE# tCH tOE OE# tOEH WE# Q7 Q0-Q6 tBUSY RY/BY# NOTES: 1. VA=Valid address. Figure shows are first status cycle after command sequence, last status read cycle, ...
Page 44
Figure 23. TOGGLE BIT TIMING WAVEFORMS (DURING AUTOMATIC ALGORITHMS) tRC VA Address tACC tCE CE# tCH tOE OE# tOEH WE# High Z Q6/Q2 tBUSY RY/BY# NOTES: 1. VA=Valid address; not required for Q6. Figure shows first two status cycle after ...
Page 45
Table 13. AC CHARACTERISTICS (for 40-pin TSOP package type) Parameter Std Description tREADY1 RESET# PIN Low (During Automatic Algorithms) to Read or Write (See Note) tREADY2 RESET# PIN Low (NOT During Automatic Algorithms) to Read or Write (See Note) tRP ...
Page 46
Table 14. TEMPORARY SECTOR UNPROTECT Parameter Std. Description tVIDR VID Rise and Fall Time (See Note) tRSP RESET# Setup Time for Temporary Sector Unprotect Note: Not 100% tested Figure 25. TEMPORARY SECTOR UNPROTECT TIMING DIAGRAM 12V RESET Vcc ...
Page 47
Figure 27. TEMPORARY SECTOR UNPROTECT ALGORITHM Temporary Sector Unprotect Completed(Note 2) Note : P/N:PM1148 MX29LV004C T/B Start RESET# = VID (Note 1) Perform Erase or Program Operation Operation Completed RESET# = VIH 1. All protected sectors are temporary unprotected. VID=11.5V~12.5V ...
Page 48
Figure 28. ID CODE READ TIMING WAVEFORM VCC 3V VID ADD VIH A9 VIL VIH ADD A0 VIL tACC VIH A1 VIL ADD VIH A2-A8 A10-A18 VIL CE# VIH VIL VIH WE# VIL VIH OE# VIL VIH DATA VIL Q0-Q7 ...
Page 49
RECOMMENDED OPERATING CONDITIONS At Device Power-Up AC timing illustrated in Figure A is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly. VCC(min) ...
Page 50
Table 15. ERASE AND PROGRAMMING PERFORMANCE(1) PARAMETER Sector Erase Time Chip Erase Time Byte Programming Time Chip Programming Time Erase/Program Cycles Note: 1.Not 100% Tested, Excludes external system level over head. 2.Typical values measured 3V. 3.Maximum values ...
Page 51
QUERY COMMAND AND COMMON FLASH INTERFACE (CFI) MODE ( for MX29LV004CT/ CB) MX29LV004CT/CB is capable of operating in the CFI mode. This mode all the host system to determine the manufacturer of the device such as operating param- eters and ...
Page 52
TABLE 18-3. CFI Mode: Device Geometry Data Values (All values in these tables are in hexadecimal) Description N Device size (2 bytes) Flash device interface code (refer to the CFI publication 100) Maximum number of bytes in multi-byte write (not ...
Page 53
... MX29LV004CTTI-70 70 MX29LV004CBTI-70 70 MX29LV004CTTI-90 90 MX29LV004CBTI-90 90 MX29LV004CTQC-55R 55 MX29LV004CBQC-55R 55 MX29LV004CTQC-70 70 MX29LV004CBQC-70 70 MX29LV004CTQC-90 70 MX29LV004CBQC-90 70 MX29LV004CTQI-55R 55 MX29LV004CBQI-55R 55 MX29LV004CTQI-70 70 MX29LV004CBQI-70 70 MX29LV004CTQI-90 70 MX29LV004CBQI-90 70 MX29LV004CTTC-55Q 55 MX29LV004CBTC-55Q 55 MX29LV004CTTC-70G 70 MX29LV004CBTC-70G 70 MX29LV004CTTC-90G 90 MX29LV004CBTC-90G 90 MX29LV004CTTI-55Q 55 MX29LV004CBTI-55Q 55 MX29LV004CTTI-70G 70 MX29LV004CBTI-70G 70 MX29LV004CTTI-90G 90 MX29LV004CBTI-90G 90 P/N:PM1148 MX29LV004C T/B Operating Current Standby Current MAX. (mA) MAX. (uA ...
Page 54
... PART NO. Access Time (ns) MX29LV004CTQC-55Q 55 MX29LV004CBQC-55Q 55 MX29LV004CTQC-70G 70 MX29LV004CBQC-70G 70 MX29LV004CTQC-90G 90 MX29LV004CBQC-90G 90 MX29LV004CTQI-55Q 55 MX29LV004CBQI-55Q 55 MX29LV004CTQI-70G 70 MX29LV004CBQI-70G 70 MX29LV004CTQI-90G 90 MX29LV004CBQI-90G 90 P/N:PM1148 MX29LV004C T/B Operating Current Standby Current MAX. (mA) MAX. (uA PACKAGE Remark 32 Pin PLCC PB free ...
Page 55
PART NAME DESCRIPTION 004 P/N:PM1148 MX29LV004C T OPTION: G: Lead-free package R: Restricted VCC (3.0V~3.6V) Q: Restricted VCC (3.0V~3.6V) with Lead-free package SPEED: 55: 55ns 70: 70ns 90: 90ns TEMPERATURE RANGE: ...
Page 56
PACKAGE INFORMATION P/N:PM1148 MX29LV004C T/B 56 REV. 1.1, AUG. 30, 2005 ...
Page 57
P/N:PM1148 MX29LV004C T/B 57 REV. 1.1, AUG. 30, 2005 ...
Page 58
REVISION HISTORY Revision No. Description 1.0 1. Removed "Preliminary" 2. Added "Recommended Operating Conditions" 1.1 1. Modified "Low power consumption--active current" from 20mA(Max 30mA(Max.) 2. Added description about Pb-free devices are RoHS Compliant P/N:PM1148 MX29LV004C T/B Page P1 ...
Page 59
... MX29LV004C T/B MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice. ...