CY7C4231V-15JC Cypress Semiconductor Corp, CY7C4231V-15JC Datasheet - Page 9
![IC SYNC FIFO MEM 2KX9 LV 32-PLCC](/photos/6/51/65138/428-32-plcc_sml.jpg)
CY7C4231V-15JC
Manufacturer Part Number
CY7C4231V-15JC
Description
IC SYNC FIFO MEM 2KX9 LV 32-PLCC
Manufacturer
Cypress Semiconductor Corp
Series
CY7Cr
Specifications of CY7C4231V-15JC
Function
Synchronous
Memory Size
18K (2K x 9)
Data Rate
100MHz
Access Time
10ns
Voltage - Supply
3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-PLCC
Configuration
Dual
Density
18Kb
Access Time (max)
11ns
Word Size
9b
Organization
2Kx9
Sync/async
Synchronous
Expandable
Yes
Bus Direction
Uni-Directional
Package Type
LCC
Clock Freq (max)
66.7MHz
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Supply Current
20mA
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
32
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1220
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C4231V-15JC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Switching Waveforms
Notes:
Document #: 38-06010 Rev. *A
11. t
12. t
Read Cycle Timing
REN1,REN2
Write Cycle Timing
(if applicable)
REN1,REN2
edge of RCLK and the rising edge of WCLK is less than t
edge of WCLK and the rising edge of RCLK is less than t
WEN2
SKEW1
SKEW1
Q
D
WEN1
WEN1
WEN2
WCLK
WCLK
RCLK
0
0
RCLK
–Q
–D
OE
FF
EF
is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising
is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. It the time between the rising
8
8
t
ENS
t
OLZ
t
SKEW1
t
ENH
t
t
[11]
CLKH
CLKH
t
t
t
WFF
A
REF
t
OE
SKEW1
SKEW1
t
t
, then FF may not change state until the next WCLK rising edge.
, then EF may not change state until the next RCLK rising edge.
CLK
CKL
t
SKEW1
NO OPERATION
[12]
t
DS
t
t
CLKL
CLKL
t
ENS
CY7C4421V/4201V/4211V/4221V
t
VALID DATA
DH
t
ENH
t
REF
t
WFF
CY7C4231V/4241V/4251V
t
OHZ
NO OPERATION
NO OPERATION
Page 9 of 17