CS8415A Cirrus Logic, CS8415A Datasheet - Page 25
![no-image](/images/no-image-200.jpg)
CS8415A
Manufacturer Part Number
CS8415A
Description
96 kHz DIGITAL AUDIO INTERFACE RECEIVER
Manufacturer
Cirrus Logic
Datasheet
1.CS8415A.pdf
(42 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS8415A-C
Manufacturer:
ST
Quantity:
1 671
Part Number:
CS8415A-CS
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS8415A-CSR
Manufacturer:
CirrusLogic
Quantity:
569
Company:
Part Number:
CS8415A-CSZ
Manufacturer:
CIRRUS
Quantity:
108
Part Number:
CS8415A-CSZ
Manufacturer:
CRYSTAL
Quantity:
20 000
Company:
Part Number:
CS8415A-CZ
Manufacturer:
PHILIPS
Quantity:
246
Part Number:
CS8415A-CZ
Manufacturer:
CS
Quantity:
20 000
Part Number:
CS8415A-CZR
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
Part Number:
CS8415A-CZZ
Manufacturer:
CIRRUS
Quantity:
20 000
8.9
The bits of this register serve as a mask for the Interrupt 2 register. If a mask bit is set to 1, the error is unmasked,
meaning that its occurrence will affect the INT pin and the status register. If a mask bit is set to 0, the error is masked,
meaning that its occurrence will not affect the INT pin or the status register. The bit positions align with the corre-
sponding bits in Interrupt 2 register. This register defaults to 00h.
8.10
The two Interrupt Mode registers form a 2-bit code for each Interrupt Register 1 function. There are three ways to
set the INT pin active in accordance with the interrupt condition. In the Rising edge active mode, the INT pin be-
comes active on the arrival of the interrupt condition. In the Falling edge active mode, the INT pin becomes active
on the removal of the interrupt condition. In Level active mode, the INT interrupt pin becomes active during the in-
terrupt condition. Be aware that the active level(Actice High or Low) only depends on the INT[1:0] bits. These regis-
ters default to 00.
8.11
The bits in this register can be associated with either channel A or B of the received data. The desired channel is
selected with the CHS bit of the Channel Status Data Buffer Control Register.
DS470PP3
AUX3
7
0
7
0
0
7
Interrupt 2 Mask (Ch)
Interrupt 2 Mode MSB (Dh) and Interrupt 2 Mode LSB(Eh)
Receiver Channel Status (Fh) (Read Only)
AUX3:0 - Incoming auxiliary data field width, as indicated by the incoming channel status bits, de-
coded according to IEC60958 and AES3.
PRO - Channel status block format indicator
AUX2
0001 - Auxiliary data is 1 bit long
0010 - Auxiliary data is 2 bits long
0011 - Auxiliary data is 3 bits long
0100 - Auxiliary data is 4 bits long
0101 - Auxiliary data is 5 bits long
0110 - Auxiliary data is 6 bits long
0111 - Auxiliary data is 7 bits long
1000 - Auxiliary data is 8 bits long
1001 - 1111 Reserved
1 - Received channel status block is in professional format
00 - Rising edge active
01 - Falling edge active
10 - Level active
11 - Reserved
0000 - Auxiliary data is not present
0 - Received channel status block is in consumer format
6
6
6
0
0
0
AUX1
5
5
5
0
0
0
AUX0
4
4
4
0
0
0
DETUM
DETU1
DETU0
PRO
3
3
3
AUDIO
2
0
2
0
0
2
QCHM
COPY
QCH1
QCH0
1
1
1
CS8415A
ORIG
0
0
0
0
0
0
25