FDC37C665IR SMSC Corporation, FDC37C665IR Datasheet - Page 8

no-image

FDC37C665IR

Manufacturer Part Number
FDC37C665IR
Description
3/5 Volt Advanced High-Performance Multi-Mode Parallel Port Super I/O Floppy Disk Controller with Infranred Support
Manufacturer
SMSC Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FDC37C665IR
Manufacturer:
SMC
Quantity:
108
Part Number:
FDC37C665IR
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
FDC37C665IR
Manufacturer:
SMC
Quantity:
20 000
PIN NO.
19,18
19,18
99
14
13
12
78
88
79
81
1
nMotor On 3
Density Select
nWrite
Protected
nTrack 00
nIndex
Data Rate 0,
Data Rate 1
Media ID0,
Media ID1
Receive Data
Transmit Data
nRequest to
Send
NAME
DESCRIPTION OF PIN FUNCTIONS
nMTR3
PDRQ
DENSEL
nWRTPRT
nTR0
nINDEX
DRATE0,
DRATE1
MEDIA_ID0
MEDIA_ID1
RXD1
RXD2/IRRX
TXD1
nRTS1
SYMBOL
SERIAL PORT INTERFACE
BUFFER
TYPE
OD20
OD20
O12
O4
O2
O2
IS
IS
IS
I
I
8
Motor On 3: Refer to Note 1.
In ECP Mode, MTR3 is the Parallel Port
DMA Request output. Active High.
Indicates whether a low (250/300 Kb/s) or
high (500 Kb/s) data rate has been selected.
Configuration Register 3.
This active low Schmitt Trigger input senses
from the disk drive that a disk is write
protected. Any write command is ignored.
This active low Schmitt Trigger input senses
from the disk drive that the head is
positioned over the outermost track.
This active low Schmitt Trigger input senses
from the disk drive that the head is
positioned over the beginning of a track, as
marked by an index hole.
These two outputs reflect bits 0 and 1
respectively of the Data Rate Register. At
power on, these two outputs are in a high
impedance state (refer to Table 53).
In Floppy Enhanced Mode 2 - These bits are
the Media ID 0,1 inputs. The value of these
bits can be read as bits 6 and 7 of the
Floppy Tape register.
Receiver serial data input or IR data input.
Transmitter serial data output from Primary
Serial Port.
Active low Request to Send output for
Primary Serial Port.
signal notifies modem that the UART is
ready to transmit data. This signal can be
programmed by writing to bit 1 of Modem
Control Register (MCR).
reset will reset the nRTS signal to inactive
mode (high).
mode operation.
This is determined by the IDENT bit in
DESCRIPTION
Forced inactive during loop
Handshake output
The hardware

Related parts for FDC37C665IR