AN2531/D Motorola / Freescale Semiconductor, AN2531/D Datasheet
AN2531/D
Related parts for AN2531/D
AN2531/D Summary of contents
Page 1
... Freescale Semiconductor, Inc. Application Note AN2531/D Rev. 0, 5/2003 Standard Space Vector Modulation with Dead-Time Correction – XOR version TPU Function Set (svmStdDtXor) By Milan Brejl, Ph.D. Functional Overview The Standard Space Vector Modulation with Dead-Time Correction – XOR version (svmStdDtXor version of the Standard Space Vector Modulation with Dead-Time Correction (svmStdDt) function that uses two TPU channels to generate one PWM output channel ...
Page 2
... Freescale Semiconductor, Inc. AN2531/D The dead-time correction technique requires knowledge of the instantaneous direction of phase currents. In the case of positive phase current the top channel high-time is equal to the calculated high-time and the bottom channel has to control the dead-time. In case of negative phase current the bottom channel low-time is equal to the calculated high-time and the top channel has to control the dead-time ...
Page 3
... Optional/ How many Mandatory channels mandatory 3 mandatory 9 optional 1 or more optional 1 or more optional 1 Go to: www.freescale.com AN2531/D Function Set Configuration Figure Assignable channels any 3 channels any 9 channels any channels any channels any, recommended is 15 and DTPU bit set 3 ...
Page 4
... Freescale Semiconductor, Inc. AN2531/D Table 2 Table 3 TPU function svmStdDtXor_R svmStdDtXor_T svmStdDtXor_sync svmStdDtXor_res svmStdDtXor_fault Configuration Order The CPU configures the TPU as follows. 1. Disables the channels by clearing the two channel priority bits on each 2. Selects the channel functions on all used channels by writing the 3. Initializes function parameters. The parameters T, prescaler, DT, 4 ...
Page 5
... HSR bits are cleared to indicate that initialization of the StdDtXor_R and svmStdDtXor_T channels has completed and – assign a priority to the svmStdDtXor_sync or svmStdDtXor_res channels to enable their initialization Go to: www.freescale.com AN2531/D Detailed Function Description and u have to be adjusted during á â 5 ...
Page 6
... Freescale Semiconductor, Inc. AN2531/D The TPU writes the parameter Sector, which indicates the current Stator Reference Voltage Vector position in sector The following figures show the input Stator Reference Voltage Vector components u cycle ratios: The following equations describe how the Space Vector Modulation PWM ...
Page 7
... Standard SVM with Dead-Time Correction – XOR version (svmStdDtXor) For More Information On This Product, `Ã1Ã Ã1Ã Ã32Ã Ã1Ã YÃ12Ã YÃ3Ã YÃ12Ã V. IV. III. VI. Go to: www.freescale.com AN2531/D Detailed Function Description `Ã32Ã Ã32Ã YÃ3Ã I. II. 7 ...
Page 8
... Freescale Semiconductor, Inc. AN2531/D Phase A: Positive current Phase B and Phase C similarly with ht 8 Standard SVM with Dead-Time Correction – XOR version (svmStdDtXor) – T1 channel center_tim e trans 2 – T2 channel center_tim e trans 2 – B1 channel center_tim e DT trans 2 – B2 channel ...
Page 9
... Host Service Bits (HSR Host Sequence Bits (HSQ) 0 Channel Interrupt Enable 0 Channel Interrupt Status Go to: www.freescale.com AN2531/D Detailed Function Description Written by both CPU and TPU Not Used Options svmStdDtXor_T function number (Assigned during assembly the DPTRAM code from library TPU functions) 00 – ...
Page 10
... Freescale Semiconductor, Inc. AN2531 TPU function svmStdDtXor_R generates an interrupt when the current values of Ualfa, Ubeta , T and prescaler have been read by the TPU and indicates to the CPU that it can write new variables. The CPU program can either wait for this interrupt to occur, or poll the LD_OK bit to check it has cleared. The interrupt is generated at each reload by one of the R channels ...
Page 11
... Go to: www.freescale.com AN2531/D Detailed Function Description Ttime_AT1 T_copy prsc_copy UA Ualfa Ubeta fault_pinstate Ttime_AT2 min_ht max_ht UB LD_OK Sector htA B2_chan_A T1_chan_A T2_chan_A B1a_chan_A B1b_chan_A currentA Ttime_AB2 state center_time dec T ...
Page 12
... Freescale Semiconductor, Inc. AN2531/D Channel 12 Standard SVM with Dead-Time Correction – XOR version (svmStdDtXor) Table 6. svmStdDtXor_T and svmStdDtXor_R Parameter RAM Parameter ...
Page 13
... For More Information On This Product, Table 6. svmStdDtXor_T and svmStdDtXor_R Parameter RAM Parameter to: www.freescale.com AN2531/D Detailed Function Description htC B2_chan_C T1_chan_C T2_chan_C B1a_chan_C B1b_chan_C currentC Ttime_CB2 13 ...
Page 14
... Freescale Semiconductor, Inc. AN2531/D Table 7. svmStdDtXor_T and svmStdDtXor_R parameter description Ualfa, Ubeta currentA currentB currentC T prescaler DT CPU14 SQRT3 sync_presc_addr 8-bit unsigned integer LD_OK Sector fault_pinstate Other parameters are just for TPU function inner use. 14 Standard SVM with Dead-Time Correction – XOR version (svmStdDtXor) ...
Page 15
... Max IMB Clock Cycles Table 9. svmStdDtXor_R State Statistics State Max IMB Clock Cycles INIT 154 STOP 166 SFR 6 0 SFR SFC 6 0 SFC 56 Go to: www.freescale.com AN2531/D Detailed Function Description RAM Accesses by TPU 1 0 RAM Accesses by TPU ...
Page 16
... Freescale Semiconductor, Inc. AN2531 AT1 AT2 Phase A C5 AB1 AB2 BT1 BT2 Phase B SFC C5 BB1 0 BB2 SF ST CT1 SF CT2 Phase C SFR C5 CB1 flag1 = 1 SF CB2 center_time not a reload period flag0 = 1 link service request Figure 4. svmStdDtXor_T and svmStdDtXor_R timing NOTE: The R channel with the momentary earliest transition within the PWM period is marked by a flag1 and runs the SFR and SFC states ...
Page 17
... Which case happens is determined by the time when the link comes. MOTOROLA Standard SVM with Dead-Time Correction – XOR version (svmStdDtXor) For More Information On This Product flag0 = 1 link Figure 5. svmStdDtXor_T state diagram and 3 cases of timing Go to: www.freescale.com AN2531/D Detailed Function Description ...
Page 18
... Freescale Semiconductor, Inc. AN2531/D Synchronization The svmStdDtXor_sync TPU function uses information obtained from signal for Standard StdDtXor_R and svmStdDtXor_T functions, the actual PWM center times and Space Vector the PWM periods. This allows a signal to be generated, which tracks the Modulation with changes in the PWM period and is always synchronized with the PWM ...
Page 19
... Written By CPU Written By TPU Table 10. svmStdDtXor_sync Control Bits Name 1 0 Channel Function Select 1 0 Channel Priority Go to: www.freescale.com AN2531/D Detailed Function Description center_time center_time T T Written by both CPU and TPU Not Used Options svmStdDtXor_sync function number (Assigned during assembly the DPTRAM code from library TPU functions) 00 – ...
Page 20
... Freescale Semiconductor, Inc. AN2531/D TPU function svmStdDtXor_sync generates an interrupt after each low to high transition. Channel Parameter move pw 20 Standard SVM with Dead-Time Correction – XOR version (svmStdDtXor) Table 10. svmStdDtXor_sync Control Bits Name 1 0 Host Service Bits (HSR Host Sequence Bits (HSQ) ...
Page 21
... center_time center_time T T Figure 8. svmStdDtXor_sync timing Go to: www.freescale.com AN2531/D Detailed Function Description Description The number of PWM periods per synchronization pulse – use in case of synchronized prescalers change The number of PWM periods per synchronization pulse – use in case of asynchronized prescalers change ...
Page 22
... Freescale Semiconductor, Inc. AN2531/D HSR = 10 HSR = 10 INIT INIT S1 S1 Figure 9. svmStdDtXor_sync state diagram Resolver Reference The svmStdDtXor_res TPU function uses information read from the Signal for Standard StdDtXor_R and svmStdDtXor_T functions, the actual PWM center times and Space Vector the PWM periods. This allows a signal to be generated, which tracks the Modulation with changes of the PWM period and is always synchronized with the PWM ...
Page 23
... Host Service Bits (HSR Host Sequence Bits (HSQ) 0 Channel Interrupt Enable 0 Channel Interrupt Status Go to: www.freescale.com AN2531/D Detailed Function Description Written by both CPU and TPU Not Used Options svmStdDtXor_res function number (Assigned during assembly the DPTRAM code from library TPU functions) 00 – ...
Page 24
... Freescale Semiconductor, Inc. AN2531/D Channel Parameter move presc_addr prescaler Other parameters are just for TPU function inner use. Performance There is one limitation. The absolute value of parameter move has to be less than a quarter of the PWM period T. 24 Standard SVM with Dead-Time Correction – XOR version (svmStdDtXor) Table 15 ...
Page 25
... Standard SVM with Dead-Time Correction – XOR version (svmStdDtXor) For More Information On This Product, Table 17. svmStdDtXor_res State Statistics State Max IMB Clock Cycles center_time T Figure 11. svmStdDtXor_res timing S3 Go to: www.freescale.com AN2531/D Detailed Function Description RAM Accesses by TPU center_time T 25 ...
Page 26
... Freescale Semiconductor, Inc. AN2531/D Host Interface 3 2 TPU function svmStdDtXor_fault generates an interrupt when a high to low transition appears. Channel 26 Standard SVM with Dead-Time Correction – XOR version (svmStdDtXor) Written By CPU Written By TPU Table 18. svmStdDtXor_fault Control Bits Name 1 0 Channel Function Select 1 0 Channel Priority ...
Page 27
... Parameters written by TPU Table 21. svmStdDtXor_fault State Statistics State Max IMB Clock Cycles INIT FAULT 172 NO_FAULT Figure 13. svmStdDtXor_fault timing FAULT Figure 14. svmStdDtXor_fault state diagram Go to: www.freescale.com AN2531/D Detailed Function Description Description State of fault pin: 0 ... low 1 ... high RAM Accesses by TPU FAULT ...
Page 28
... MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners. Motorola, Inc Equal Opportunity/Affirmative Action Employer. © Motorola Inc. 2003 AN2531/D Rev. 0 5/2003 For More Information On This Product, ...