CY2DP3110 Cypress Semiconductor, CY2DP3110 Datasheet

no-image

CY2DP3110

Manufacturer Part Number
CY2DP3110
Description
Differential Clock/Data Fanout Buffer
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY2DP3110
Manufacturer:
CY
Quantity:
465
Part Number:
CY2DP3110AI
Manufacturer:
ATHEROS
Quantity:
40
Cypress Semiconductor Corporation
Document #: 38-07469 Rev.*G
Features
• Ten ECL/PECL differential outputs
• One ECL/PECL differential or single-ended inputs
• One HSTL differential or single-ended inputs (CLKB)
• Hot-swappable/-insertable
• 50 ps output-to-output skew
• 150 ps device-to-device skew
• 400 ps propagation delay (typical)
• 1.2 ps RMS period jitter (max.)
• 1.5 GHz Operation (2.7 GHz maximum toggle
• PECL and HSTL mode supply range: V
• ECL mode supply range: V
• Industrial temperature range: –40°C to 85°C
• 32-pin TQFP package
• Temperature compensation like 100K ECL
• Pin-compatible with MC100ES6111
(CLKA)
frequency)
3.3V±5% with V
with V
Block Diagram
CLK_SEL
CLKA#
CLKB#
CLKA
CLKB
VCC
CC
VCC
VEE
VEE
= 0V
VEE
VBB
EE
= 0V
E E
1 of 2:10 Differential Clock/Data Fanout Buffer
= –2.5V± 5% to –3.3V±5%
CC
V
= 2.5V± 5% to
BB
3901 North First Street
Q6
Q6#
Q9
Q9#
Q0
Q0#
Q1
Q1#
Q2
Q2#
Q3
Q3#
Q4
Q4#
Q5
Q5#
Q8
Q8#
Q7
Q7#
Functional Description
The CY2DP3110 is a low-skew, low propagation delay 2-to-10
differential fanout buffer targeted to meet the requirements of
high-performance clock and data distribution applications. The
device is implemented on SiGe technology and has a fully
differential internal architecture that is optimized to achieve
low signal skews at operating frequencies of up to 1.5 GHz.
The device features two differential input paths that are multi-
plexed internally. This mux is controlled by the CLK_SEL pin.
The CY2DP3110 may function not only as a differential clock
buffer but also as a signal-level translator and fanout on HSTL
single-ended signal to 10 ECL/PECL differential loads. An ex-
ternal bias pin, VBB, is provided for this purpose. In such an
application, the VBB pin should be connected to either one of
the CLKA# or CLKB# inputs and bypassed to ground via a
0.01-µF capacitor. Traditionally, in ECL, it is used to provide
the reference level to a receiving single-ended input that might
have a different self-bias point.
Since the CY2DP3110 introduces negligible jitter to the timing
budget, it is the ideal choice for distributing high frequency,
high precision clocks across back-planes and boards in com-
munication systems. Furthermore, advanced circuit design
schemes, such as internal temperature compensation, ensure
that the CY2DP3110 delivers consistent performance over
various platforms
CLK_SEL
Pin Configuration
CLKA#
CLKB#
CLKA
CLKB
San Jose
VCC
VBB
VEE
1
2
3
4
5
6
7
8
,
CY2DP3110
CA 95134
FastEdge™ Series
Revised July 28, 2004
24
23
22
21
20
19
18
17
CY2DP3110
Q3
Q3#
Q4
Q4#
Q5
Q5#
Q6
Q6#
408-943-2600

Related parts for CY2DP3110

CY2DP3110 Summary of contents

Page 1

... The device features two differential input paths that are multi- plexed internally. This mux is controlled by the CLK_SEL pin. The CY2DP3110 may function not only as a differential clock buffer but also as a signal-level translator and fanout on HSTL single-ended signal to 10 ECL/PECL differential loads. An ex- ternal bias pin, VBB, is provided for this purpose ...

Page 2

... CLKB, CLKB# input pair is active. CLKB can be driven with HSTL compatible signals with respective power configurations Governing Agencies The following agencies provide specifications that apply to the CY2DP3110. The agency name and relevant specification is listed below in Table 2. Table 2. Agency Name JEDEC JESD 020B (MSL) ...

Page 3

... V (AC) impacts the device propagation delay, device and part-to-part skew. Refer to Fig DIF =(V -V )/50; I =(V -V OHMIN OHMIN TT OHMAX OHMAX TT CC FastEdge™ Series CY2DP3110 Min. Max. –0.3 4.6 -4.6 0.3 –65 +150 150 2000 3 50 Min. Max. |200| 100 –40 ...

Page 4

... MHz , See Figure 3 [13] 660 MHz [14] [13] 660 MHz [13] 660 MHz , See Figure 3 660 MHz 50% duty cycle Differential 20% to 80% – PLH PHL FastEdge™ Series CY2DP3110 Min. Max. Unit –2.625 –2.375 V –3.465 –3.135 –1.25 –0.7 V – ...

Page 5

... Figure 3. ECL/LVPECL Output output pulse skew (|t PD PLH FastEdge™ Series CY2DP3110 ...

Page 6

... Figure 5. CY2DP3110 AC Test Reference " Figure 7. Driving a PECL/ECL Single-ended Input FastEdge™ ...

Page 7

... Y Z One output is shown for clarity and supplies. Package Type 32-pin TQFP 32-pin TQFP – Tape and Reel FastEdge™ Series CY2DP3110 ...

Page 8

... Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. Cypress products are not warranted nor intended to be used for medical, life-support, life-saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. FastEdge™ Series CY2DP3110 Dimensions in mm 51-85088-*B ...

Page 9

... Document History Page Document Title: CY2DP3110 FastEdge™ Series 1 of 2:10 Differential Clock/Data Fanout Buffer Document Number: 38-07469 REV. ECN NO. Issue Date ** 121284 11/12/02 *A 126251 04/15/03 *B 127696 06/12/03 *C 128731 08/04/03 *D 130299 11/19/03 *E 227708 See ECN *F 229393 See ECN *G 247626 See ECN Document #: 38-07469 Rev.*G Orig. of Change RGL ...

Related keywords