CY29947 Cypress Semiconductor, CY29947 Datasheet

no-image

CY29947

Manufacturer Part Number
CY29947
Description
1:9 Clock Distribution Buffer
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY29947AC
Manufacturer:
CY
Quantity:
1 376
Part Number:
CY29947AI
Manufacturer:
CY
Quantity:
2 964
Part Number:
CY29947AXC
Manufacturer:
Renesas
Quantity:
29
Part Number:
CY29947AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY29947AXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY29947AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
135
Part Number:
CY29947AXI
Manufacturer:
Cypress
Quantity:
250
Part Number:
CY29947AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY29947AXIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY29947AXIT
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
47
www.DataSheet4U.net
Features
Cypress Semiconductor Corporation
Document #: 38-07287 Rev. *C
• 2.5V or 3.3V operation
• 200-MHz clock support
• LVCMOS-/LVTTL-compatible inputs
• 9 clock outputs: drive up to 18 clock lines
• Synchronous Output Enable
• Output three-state control
• 250 ps max. output-to-output skew
• Pin compatible with MPC947, MPC9447
• Available in Industrial and Commercial temp. range
• 32-pin TQFP package
Block Diagram
TCLK_SEL
SYNC_OE
TCLK0
TCLK1
TS#
0
1
VDD
VDDC
2.5V or 3.3V, 200-MHz, 1:9 Clock Distribution Buffer
3901 North First Street
9
Q0-Q8
Description
The CY29947 is a low-voltage 200-MHz clock distribution buff-
er with the capability to select one of two LVCMOS/LVTTL
compatible clock inputs. The two clock sources can be used
to provide for a test clock as well as the primary system clock.
All other control inputs are LVCMOS/LVTTL compatible. The 9
outputs are LVCMOS or LVTTL compatible and can drive 50
series or parallel terminated transmission lines.For series ter-
minated transmission lines, each output can drive one or two
traces giving the device an effective fanout of 1:18. The out-
puts can also be three-stated via the three-state input TS#.
Low output-to-output skews make the CY29947 an ideal clock
distribution buffer for nested clock trees in the most demand-
ing of synchronous systems.
The CY29947 also provides a synchronous output enable in-
put for enabling or disabling the output clocks. Since this input
is internally synchronized to the input clock, potential output
glitching or runt pulse generation is eliminated.
Pin Configuration
TCLK_SEL
SYNC_OE
TCLK0
TCLK1
VDD
VSS
VSS
TS#
San Jose
1
2
3
4
5
6
7
8
CY29947
CA 95134
Revised December 22, 2002
24
23
22
21
20
19
18
17
VSS
Q3
VDDC
Q4
VSS
Q5
VDDC
VSS
CY29947
408-943-2600

Related parts for CY29947

CY29947 Summary of contents

Page 1

... Document #: 38-07287 Rev. *C 2.5V or 3.3V, 200-MHz, 1:9 Clock Distribution Buffer Description The CY29947 is a low-voltage 200-MHz clock distribution buff- er with the capability to select one of two LVCMOS/LVTTL compatible clock inputs. The two clock sources can be used to provide for a test clock as well as the primary system clock. ...

Page 2

... PD = internal pull-down internal pull-up. Output Enable/Disable The CY29947 features a control input to enable or disable the outputs. This data is latched on the falling edge of the input clock. When SYNC_OE is asserted LOW, the outputs are dis- abled in a LOW state. When SYNC_OE is set HIGH, the out- puts are enabled as shown in Figure 1 ...

Page 3

... Outputs @ 160 MHz 3. 2.5V DD /2) transmission lines. DD and V should be constrained to the in out < out Min. Typ. Max. V 0 –100 10 0.4 2.5 1 120 200 85 140 CY29947 Unit V V µA µ Page ...

Page 4

... Set-up and hold times are relative to the falling edge of the input clock Document #: 38-07287 Rev. *C Conditions 2.5V DD Measured [6, 8] SYNC_OE to TCLK TCLK to SYNC_OE [8] 0.8V to 2.0V 3.3V DD 0.6V to 1.8V 2.5V DD CY29947 Min. Typ. Max. 200 170 4.75 9.25 6.50 10. 150 250 2.0 0.0 1.0 0.20 1.0 0.20 1.3 Page Unit MHz ns % ...

Page 5

... Pulse Generator ohm Figure 2. LVCMOS_CLK CY29947 Test Reference for V Figure 3. LVCMOS Propagation Delay (TPD) Test Reference Document #: 38-07287 Rev. *C CY29947 DUT ohm ohm T VTT LVCMOS_CLK 100% Figure 4. Output Duty Cycle (FoutDC) t SK(0) Figure 5. Output-to-Output Skew tsk(0). ...

Page 6

... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. Package Type CY29947 Production Flow Industrial, –40°C to +85°C Industrial, – ...

Page 7

... Revision History Document Title: CY29947 2.5V or 3.3V, 200-MHz, 1:9 Clock Distribution Buffer Document Number: 38-07287 Issue REV. ECN NO. Date ** 111098 02/07/02 *A 116781 08/14/02 *B 118462 09/09/02 *C 122879 12/22/02 Document #: 38-07287 Rev. *C Orig. of Change BRK New data sheet HWT Added Commercial Temperature Range in the ordering information HWT Corrected the Package Drawing and Dimension in page 6 from 32 LQFP to ...

Related keywords