CY23S09 Cypress Semiconductor, CY23S09 Datasheet - Page 2
![no-image](/images/no-image-200.jpg)
CY23S09
Manufacturer Part Number
CY23S09
Description
(CY23S05 / CY23S09) Zero Delay Buffer
Manufacturer
Cypress Semiconductor
Datasheet
1.CY23S09.pdf
(9 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY23S09SC-1H
Manufacturer:
CY
Quantity:
165
Company:
Part Number:
CY23S09SI-1H
Manufacturer:
CY
Quantity:
1 933
Company:
Part Number:
CY23S09SXC-1
Manufacturer:
CY
Quantity:
1 232
Company:
Part Number:
CY23S09ZC-1
Manufacturer:
CY
Quantity:
131
Company:
Part Number:
CY23S09ZC-1H
Manufacturer:
ATMEL
Quantity:
20 402
Part Number:
CY23S09ZC-1H
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
www.DataSheet4U.com
Select Input Decoding for CY23S09
Zero Delay and Skew Control
All outputs should be uniformly loaded to achieve Zero Delay
between the input and output. Since the CLKOUT pin is the
internal feedback to the PLL, its relative loading can adjust the
input-output delay. This is shown in the above graph.
For applications requiring zero input-output delay, all outputs,
including CLKOUT, must be equally loaded. Even if CLKOUT
is not used, it must have a capacitive load equal to that on
other outputs, for obtaining zero input-output delay. If input to
output delay adjustments are required, use the above graph to
calculate loading differences between the CLKOUT pin and
other outputs.
For zero output-output skew, be sure to load all outputs
equally. For further information, refer to the application note
“CY23S05 and CY23S09 as PCI and SDRAM Buffers.”
Document #: 38-07296 Rev. *B
Note:
1.
S2
0
0
1
1
This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and output.
S1
0
1
0
1
CLOCK A1–A4
Three-state
Driven
Driven
Driven
CLOCK B1–B4
Three-state
Three-state
Driven
Driven
Spread Aware
Many systems being designed now utilize a technology called
Spread Spectrum Frequency Timing Generation. Cypress has
been one of the pioneers of SSFTG development, and we
designed this product so as not to filter off the Spread
Spectrum feature of the Reference input, assuming it exists.
When a zero delay buffer is not designed to pass the SS
feature through, the result is a significant amount of tracking
skew which may cause problems in systems requiring
synchronization.
For more details on Spread Spectrum timing technology,
please see the Cypress application note entitled, “EMI
Suppression Techniques with Spread Spectrum Frequency
Timing Generator (SSFTG) ICs.”
CLKOUT
Driven
Driven
Driven
Driven
[1]
Output Source
Reference
PLL
PLL
PLL
PLL Shut-down
CY23S05
CY23S09
N
N
N
Y
Page 2 of 9