CY22050 Cypress Semiconductor, CY22050 Datasheet - Page 3

• Manufacturer Part Number: CY22050
• Description: One-PLL General Purpose Flash Programmable Clock Generator
• Manufacturer: Cypress Semiconductor

Document #: 38-07006 Rev. *D
chip. Reducing capacitive clock output loading to a minimum
lowers current spikes on the clock edges and thus reduces
jitter.
Reducing the total number of active outputs will also reduce
jitter in a linear fashion. However, it is better to use two outputs
to drive two loads than one output to drive two loads.
The rate and magnitude that the PLL corrects the VCO
frequency is directly related to jitter performance. If the rate is
too slow, then long term jitter and phase noise will be poor.
Therefore, to improve long-term jitter and phase noise,
reducing Q to a minimum is advisable. This technique will
increase the speed of the phase frequency detector, which in
turn drives the input voltage of the VCO. In a similar manner,
increasing P until the VCO is near its maximum rated speed
will also decrease long term jitter and phase noise. For
example: input reference of 12 MHz; desired output frequency
of 33.3 MHz. One might arrive at the following solution: Set
Q = 3, P = 25, Post Div = 3. However, the best jitter results will
be Q = 2, P = 50, Post Div = 9.
For additional information, refer to the application note, “Jitter
in PLL-based Systems: Causes, Effects, and Solutions,”
available at http://www.cypress.com (click on “Application
Notes”), or contact your local Cypress Field Applications
Engineer.
CY22050 Frequency Calculation
The CY22050 is an extremely flexible clock generator with up
to six individual outputs, generated from an integrated PLL.
Clock Output Divider
REF
/DIV1N
/DIV2N
None
/2
/3
/2
/4
Q
Clock output source is the reference input frequency
Clock output uses a generated /DIV1N option from Divider Bank 1. Allowable values for DIV1N are
4 to 127. If Divider Bank 1 is not being used, set DIV1N to 8.
Clock output uses a fixed /2 option from Divider Bank 1. If this option is used, DIV1N must be divisible
by 4.
Clock output uses a fixed /3 option from Divider Bank 1. If this option is used, set DIV1N to 6.
Clock output uses a generated /DIV2N option from Divider Bank 2. Allowable values for DIV2N are
4 to 127. If Divider Bank 2 is not being used, set DIV2N to 8.
Clock output uses a fixed /2 option from Divider Bank 2. If this option is used, DIV2N must be divisible
by 4.
Clock output 2 uses a fixed /4 option from Divider Bank 2. If this option is used, DIV2N must be
divisible by 8.
PFD
P
Figure 1. Basic PLL Block Diagram
VCO
There are four variables used to determine the final output
frequency. They are: the input REF, the P and Q dividers, and
the post divider. The three basic formulas for determining the
final output frequency of a CY22150-based design are:
The basic PLL block diagram is shown in Figure 1. Each of the
six clock outputs has a total of seven output options available
to it. There are six post divider options: /2 (two of these), /3, /4,
/DIV1N, and DIV2N. DIV1N and DIV2N are separately calcu-
lated and can be independent of each other. The post divider
options can be applied to the calculated PLL frequency or to
the REF directly.
In addition to the six post divider options, the seventh option
bypasses the PLL and passes the REF directly to the cross-
point switch matrix.
Clock Output Settings: Crosspoint Switch
Matrix
Each of the six clock outputs can come from any of seven
unique frequency sources. The crosspoint switch matrix
defines which source is attached to each individual clock
output. Although it may seem that there are an unlimited
number of divider options, there are several rules that should
be taken into account when selecting divider options.
Definition and Notes
• CLK = ((REF * P)/Q)/Post Divider
• CLK = REF/Post Divider
• CLK = REF
Divider Bank 1
Divider Bank 2
/DIV1N
/DIV2N
/2
/
/
/
4
3
2
Crosspoint
Switch
Matrix
CY22050
LCLK1
LCLK2
LCLK3
LCLK4
CLK5
CLK6
Page 3 of 9