DSP56311CE1K34A Motorola Inc, DSP56311CE1K34A Datasheet - Page 2

no-image

DSP56311CE1K34A

Manufacturer Part Number
DSP56311CE1K34A
Description
DSP56311 Device Errata for Mask
Manufacturer
Motorola Inc
Datasheet
Documentation Errata
Documentation Errata
2
ED1
ED3
ED7
Description (revised 11/9/98):
XY memory data move does not work properly under one of the following two
situations:
Here are examples of the two cases (where x:(r1) is a peripheral):
Example 1:
Example 2:
Any of the following alternatives can be used:
Pertains to: DSP56300 Family Manual, Section B-5 “Peripheral pipeline
restrictions.
Description (added before 2/18/1996):
BL pin timings T198 and T199 in the data sheet are changed, improving the
arbitration latency: T198 is 5 ns (max), T199 is 0 ns (min).
Pertains to: Data Sheet, Synchronous Timings (SRAM) table, Table 2-17.
Description (added 1/27/98):
When activity is passed from one DMA channel to another and the DMA interface
accesses external memory (which requires one or more wait states), the DACT and
DCH status bits in the DMA Status Register (DSTR) may indicate improper activity
status for DMA Channel 0 (DACT = 1 and DCH[2:0] = 000).
Workaround: None.
This is not a bug, but a specification update.
move #$12,y0
move x0,x:(r7) y0,y:(r3) (while x:(r7) is a peripheral).
mac
move
1.
2.
1.
2.
The X-memory move destination is internal I/O and the Y-memory
move source is a register used as destination in the previous adjacent
move from non Y-memory
The Y-memory move destination is a register used as source in the next
adjacent move to non Y-memory.
Separate these two consecutive moves by any other instruction.
Split XY Data Move to two moves.
DSP56311 Device Errata for Mask 1K34A, Rev. 5
x1,y0,a x1,x:(r1)+
y0,y1
y:(r6)+,y0
Freescale Semiconductor
1K34A
1K34A
1K34A

Related parts for DSP56311CE1K34A