TDA8961 Philips Semiconductors, TDA8961 Datasheet - Page 11

• Manufacturer Part Number: TDA8961
• Description: ATSC/NTSC digital TV front-end chipset
• Manufacturer: Philips Semiconductors

Philips Semiconductors
FUNCTIONAL DESCRIPTION
The internal architecture of the TDA8961 basically
comprises two parts:
Sample rate converter
I
The sample rate converter section changes the incoming
data frequency of 36 MHz to an internal sampling
frequency of twice the symbol rate.
The 10-bit wide data from either the TDA8980 or a
stand-alone A/D converter (TDA8763A is recommended)
arrives at the sample rate converter input of the TDA8961
via inputs ADIN9 to ADIN0. The format of the incoming
samples can be programmed by the status of I
bit AD_FMT (see Table 9). The format can be either two’s
complement or binary. The default setting is binary to
comply with the TDA8980.
P
The functions of the input interface pins are given in
Table 1. If a stand-alone A/D converter is used, pin CLK36
is connected externally to pin ADCLK.
Table 1 Input interface
Table 2 AGC
2000 May 19
NTRODUCTION
ADIN9 to ADIN0
ADCLK
CLK36
Above threshold
Below threshold
Above threshold
Below threshold
Equal to threshold
INNING
The front-end: containing the AGC, carrier recovery,
half Nyquist filter, symbol timing recovery, sync recovery
and adaptive equalization sections.
The back-end: containing the NTSC co-channel
rejection filter, trellis decoder, de-interleaver, the Reed
Solomon decoder and de-randomizer sections.
ATSC Digital Terrestrial TV
demodulator/decoder
FILTER OUTPUT LEVEL
NAME
10-bit data input (from external A/D converter)
36 MHz clock signal input
clock signal output for sampling incoming data (to external A/D converter)
COMPARATOR OUTPUT
2
C-bus
Z
1
0
1
0
11
Fine AGC
The fine AGC section controls the gain of analog signals
over a range of 20 dB.
The level of the signal at pins ADIN9 to ADIN0 is
monitored and an average level from several samples is
acquired. The default number of samples is 64, but this
value can be set to 256 by setting I
bit AGC_SAMPLES (see Table 10). A comparator
compares the level of the filtered signal with a threshold
level represented by a signed four-bit value set by I
bits AGC_TR_LOW. The comparator output determines
the level at pin AGCOUT which is used to either charge or
discharge an off-chip ideal integrator, which in turn,
controls the gain of the tuner front-end module.
To make the level at pin AGCOUT compatible with the
AGC circuits in other devices, the comparator output can
be inverted by setting I
Table 10). The default value of bit AGC_DIR is 0 making
the output at pin AGCOUT compatible with the AGC circuit
in the TDA8980. The levels at pin AGCOUT with respect
to the value of bit AGC_DIR are shown in Table 2.
The AGC section can be reset by setting I
bit AGC_RESET (see Table 8).
FUNCTION
bit AGC_DIR
I
2
2
C-bus
C-bus bit AGC_DIR (see
0
0
1
1
0
2
Objective specification
C-bus
Pin AGCOUT
TDA8961
2
C-bus
1
0
0
1
Z
2
C-bus