TMP86FS49AFG Toshiba Semiconductor, TMP86FS49AFG Datasheet - Page 202

no-image

TMP86FS49AFG

Manufacturer Part Number
TMP86FS49AFG
Description
8-Bit Microcontroller
Manufacturer
Toshiba Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TMP86FS49AFG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Company:
Part Number:
TMP86FS49AFG
Quantity:
3 200
Part Number:
TMP86FS49AFG(Z)
Manufacturer:
Toshiba
Quantity:
10 000
15.3 Function
www.DataSheet4U.com
SIO2SR<TXERR>
SIO2TDB
SIO2CR
<SIOINH>
SIO2CR<SIOS>
SIO2SR<SIOF>
SIO2SR<SEF>
SCK2
SO2 pin
SIO2SR<TXF>
INTSIO2
interrupt
request
15.3.3.2 Receive mode
pin
Writing transmit
data A
(1)
(2)
The receive mode is selected by writing “01B” to SIO2CR<SIOM>.
SIO2CR<SCK>. Transfer direction is selected by using SIO2CR<SIODIR>.
SCK2
the direction of the bit specified by SBI2DIR<SIODIR>.
clock falling edge.
rupt request is generated and SIO2SR<RXF> is set to “1”
when the all of the 8-bit data has been received. Automatic-wait function is released by reading a
received data from SIO2RDB. Then, receive operation is restarted after maximum 1-cycle of serial
clock.
SIO2RDB, before the next data shift-in operation is finished.
Starting the receive operation
Receive mode is selected by setting “01” to SIO2CR<SIOM>. Serial clock is selected by using
After SIO2CR<SIOS> is set to “1”, SIO2SR<SIOF> is set synchronously to “1” the falling edge of
Synchronizing with the
SIO2SR<SEF> is kept in high level, between the first clock falling edge of
When 8-bit data is received, the data is transferred to SIO2RDB from shift register. INTSIO2 inter-
Note: In internal clock operation, when the SIO2CR<SIOS> is set to "1", the serial clock is generated
During the receive operation
The SIO2SR<RXF> is cleared to “0” by reading a data from SIO2RDB.
In the internal clock operation, the serial clock stops to “H” level by an automatic-wait function
In external clock operation, after SIO2SR<RXF> is set to “1”, the received data must be read from
Figure 15-9 Example of Transmit Error Processingme
A
pin.
from
A7 A6
Writing transmit
data B
SCK2
Start shift
operation
A5 A4 A3 A2 A1 A0 B7 B6 B5 B4 B3 B2 B1 B0
pin after maximum 1-cycle of serial clock frequency.
B
SCK2
pin's rising edge, the data is received sequentially from SI2 pin with
Page 186
Start shift
operation
Start shift
operation
SCK2
Unknown
TMP86FS49AFG
pin and eighth

Related parts for TMP86FS49AFG