MT9171 Mitel Networks, MT9171 Datasheet - Page 8

no-image

MT9171

Manufacturer Part Number
MT9171
Description
ISO2-CMOS ST-BUS FAMILY Digital Subscriber Interface Circuit Digital Network Interface Circuit
Manufacturer
Mitel Networks
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT9171AE
Manufacturer:
MITEL
Quantity:
5 510
Part Number:
MT9171AE
Manufacturer:
SEC
Quantity:
5 510
Part Number:
MT9171AN
Manufacturer:
MITEL
Quantity:
27
Part Number:
MT9171AN
Manufacturer:
ZARLINK
Quantity:
6 000
Part Number:
MT9171AN
Manufacturer:
ZARLINK
Quantity:
20 000
Part Number:
MT9171AN1
Manufacturer:
ZARLINK
Quantity:
230
Part Number:
MT9171ANR1
Manufacturer:
ZARLINK
Quantity:
230
Part Number:
MT9171ANR1
0
Part Number:
MT9171AP
Manufacturer:
ZARLINK
Quantity:
6 000
Part Number:
MT9171AP
Manufacturer:
ZARLINK
Quantity:
20 000
Part Number:
MT9171AP1
Manufacturer:
ZARLINK
Quantity:
1 500
MT9171/72
of the near end signal may be disabled by holding
the Precan pin high. This mode simplifies the design
of external line transceivers used for loop extension
applications.
pull-down
unconnected in applications where this function is
not required. The resultant signal passes through
a receive filter to bandlimit and equalize it. At this
point, the echo estimate from the echo canceller is
subtracted from the precancelled received signal.
This difference signal is then input to the echo
canceller as an error signal and also squared up by a
comparator and passed to the biphase receiver.
Within the echo canceller, the sign of this error signal
is determined.
estimate is either incremented or decremented and
this new estimate is stored back in RAM.
The timebase in both SLV and MAS modes
(generated internally in SLV mode and externally in
MAS mode) is phase-locked to the received data
stream.
Biphase Decoder, Descrambler and Deprescrambler
in MAS mode and the entire chip in SLV mode. The
Biphase Decoder decodes the received encoded bit
stream resulting in the original NRZ data which is
passed onto the Descrambler and Deprescrambler
where the data is restored to its original content by
performing the reverse polynomials. The SYNC bits
are extracted and the Receive Interface separates
the channels and outputs them to the proper ports in
the proper channel times.
various channels is the same as that received on the
input DV and CD ports.
The Transmit/Receive Timing and Control block
generates all the clocks for the transmit and receive
functions and controls the entire chip according to
the control register.
DNIC may be connected to the same DV and
CD ports an F0o signal is generated which signals
the next device in a daisy chain that its channel
times are now active.
E=Enabled
Blanks are disabled
9-140
MS2
Mode Select Pins
0
0
0
0
1
1
1
1
MS1
0
0
1
1
0
0
1
1
This phase-locked clock operates the
which
X=Not Applicable
The Precan pin features an internal
Depending on the sign, the echo
MS0
0
1
0
1
0
1
0
1
allows
In order that more than one
In this arrangement only
Mode
0
1
2
3
4
5
6
7
this
The destination of the
pin
SLV
E
E
E
to
MAS
Table 1. Mode Select Pins
be
E
E
E
E
E
left
DUAL
E
E
E
E
E
E
the first DNIC in the chain receives the system F0
with the following devices receiving its predecessor’s
F0o.
In MOD mode, all the ports have a different format.
The line port again operates at 80 or 160 kbit/s,
however, there is no synchronization overhead, only
transparent data. The DV and CD ports carry serial
data at 80 or 160 kbit/s with the DV port transferring
all the data for the line and the CD port carrying the
C-channel only. In this mode the transfer of data at
both ports is synchronized to the TCK and RCK
clocks for transmit and receive data, respectively.
The CLD signal goes low to indicate the start of the
C-channel data on the CD port. It is used to load and
latch the input and output C-channel but has no
relationship to the data on the DV port.
Operating Modes (MS0-2)
The logic levels present on the mode select pins
MS0, MS1 and MS2 program the DNIC for different
operating modes and configure the DV and CD ports
accordingly.
corresponding to the state of MS0-2.
select the DNIC to operate as a MASTER or SLAVE,
in DUAL or SINGLE port operation, in MODEM or
DIGITAL NETWORK mode and the order of the C
and D channels on the CD port. Table 2 provides a
description of each mode and Table 3 gives a pin
configuration according to the mode selected for all
pins that have variable functions. These functions
vary depending on whether it is in MAS or SLV, and
whether DN or MOD mode is used.
The overall mode of operation of the DNIC can be
programmed to be either a baseband modem
(MOD mode) or a digital network transceiver (DN
mode).
data is passed transparently through the device at 80
SINGL
Operating Mode
E
E
As a baseband modem, transmit/receive
MOD
E
E
Table
DN
E
E
E
E
E
E
Advance Information
1
D-C
shows
E
X
E
E
X
E
C-D
X
E
X
E
the
These pins
modes
ODE
E
E
E
E
E
E
E

Related parts for MT9171