DS3904 Maxim Integrated Products, DS3904 Datasheet - Page 4

no-image

DS3904

Manufacturer Part Number
DS3904
Description
DS3904, DS3905 Triple, 128-Position, Nonvolatile, Variable, Digital Resistor/switch
Manufacturer
Maxim Integrated Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3904U+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS3904U-010+
Manufacturer:
Maxim
Quantity:
234
Part Number:
DS3904U-010+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS3904U-020+
Manufacturer:
Maxim
Quantity:
50
Part Number:
DS3904U-020+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS3904U-020+T
Manufacturer:
NXP
Quantity:
100
Part Number:
DS3904U-020+T&R
Manufacturer:
MAXIM
Quantity:
7
Part Number:
DS3904U-020+T&R
Manufacturer:
MAXIM
Quantity:
5 000
Part Number:
DS3904U-020+T&R
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
DS3904U-020+TR
Quantity:
620
Triple 128-Position Nonvolatile Digital
Variable Resistor/Switch
NONVOLATILE MEMORY CHARACTERISTICS (continued)
(V
4
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Note 8:
Note 9:
Note 10:
Note 11:
CC
______________________________________________________________________
= +2.7V to +5.5V, T
All voltages are referenced to ground.
Applies to A0, SDA, SCL for the DS3904 and A0, A1, A2, SDA, SCL for the DS3905. Also applies to H0, H1,
H2 for both DS3904 and DS3905 when in the high-impedance state.
I
Absolute linearity is used to determine expected resistance. Absolute linearity is defined as the deviation
from the straight line drawn from the value of the resistance at position 00h to the value of the resistance at
position 7Fh.
Relative linearity is used to determine the change of resistance between two adjacent resistor positions.
Temperature coefficient specifies the change in resistance as a function of temperature. The temperature
coefficient varies with resistor position. Limits are guaranteed by design.
A fast-mode device can be used in a standard-mode system, but the requirement t
then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal.
If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA
line t
After this period, the first clock pulse is generated.
The maximum t
signal.
C
EEPROM write begins after a stop condition occurs.
STBY
B
—total capacitance of one bus line in picofarads, timing referenced to 0.9 x V
RMAX
specified with SDA = SCL = V
+ t
A
SU:DAT
= +70°C.)
HD:DAT
= 1000ns + 250ns =1250ns before the SCL line is released.
has only to be met if the device does not stretch the LOW period (t
CC
and A0 = GND.
CC
SU:DAT
and 0.1 x V
LOW
> 250ns must
) of the SCL
CC
.

Related parts for DS3904