PIC16C63A Microchip Technology, PIC16C63A Datasheet - Page 119
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC16C63A
Manufacturer Part Number
PIC16C63A
Description
28/40-Pin 8-Bit CMOS Microcontrollers
Manufacturer
Microchip Technology
Datasheet
1.PIC16C63A.pdf
(152 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16C63A
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
PIC16C63A-04/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC16C63A-04/SP
Manufacturer:
Microchip Technology
Quantity:
1 821
Company:
Part Number:
PIC16C63A-04/SP
Manufacturer:
MOT
Quantity:
50
Part Number:
PIC16C63A-04/SP
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC16C63A-04/SS
Manufacturer:
MICROCHIP
Quantity:
11 246
Part Number:
PIC16C63A-04/SS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC16C63A-04I/SP
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC16C63A-20
Manufacturer:
PIC
Quantity:
5
Company:
Part Number:
PIC16C63A-20/SS
Manufacturer:
IR
Quantity:
500
FIGURE 14-14: I
TABLE 14-13: I
Parameter
Note1:
1998 Microchip Technology Inc.
100*
101*
102*
103*
106*
107*
109*
110*
No.
90*
91*
92*
*
2: A fast-mode (400 kHz) I
These parameters are characterized but not tested.
As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region
(min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
Tsu:DAT
the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA
line T
is released.
SDA
Out
SDA
In
SCL
T
T
T
T
T
T
T
HD
HD
SU
SU
SU
T
R
Note: Refer to Figure 14-1 for load conditions.
Sym
T
HIGH
Cb
LOW
T
T
BUF
max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I
AA
:
:
:
:
:
R
F
DAT
STO
STA
STA
DAT
2
2
250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of
C BUS DATA TIMING
C BUS DATA REQUIREMENTS
Characteristic
Clock high time
Clock low time
SDA and SCL rise
time
SDA and SCL fall time 100 kHz mode
START condition
setup time
START condition hold
time
Data input hold time
Data input setup time
STOP condition setup
time
Output valid from
clock
Bus free time
Bus capacitive loading
90
103
91
2
C-bus device can be used in a standard-mode (100 kHz) I
109
100 kHz mode
400 kHz mode
SSP Module
100 kHz mode
400 kHz mode
SSP Module
100 kHz mode
400 kHz mode
400 kHz mode
100 kHz mode
400 kHz mode
100 kHz mode
400 kHz mode
100 kHz mode
400 kHz mode
100 kHz mode
400 kHz mode
100 kHz mode
400 kHz mode
100 kHz mode
400 kHz mode
100 kHz mode
400 kHz mode
100
Preliminary
106
PIC16C63A/65B/73B/74B
101
109
20 + 0.1Cb
20 + 0.1Cb
107
1.5T
1.5T
Min
250
100
4.0
0.6
4.7
1.3
4.7
0.6
4.0
0.6
4.7
0.6
4.7
1.3
—
—
—
—
—
0
0
CY
CY
1000
3500
Max
300
300
300
0.9
400
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
2
C bus specification) before the SCL line
2
Units
C-bus system, but the requirement
pF
ns
ns
ns
ns
ns
ns
ns
ns
ns
s
s
s
s
s
s
s
s
s
s
s
s
s
92
Device must operate at a mini-
mum of 1.5 MHz
Device must operate at a mini-
mum of 10 MHz
Device must operate at a mini-
mum of 1.5 MHz
Device must operate at a mini-
mum of 10 MHz
Cb is specified to be from
10-400 pF
Cb is specified to be from
10-400 pF
Only relevant for repeated
START condition
After this period the first clock
pulse is generated
Note 2
Note 1
Time the bus must be free
before a new transmission can
start
102
110
DS30605A-page 119
Conditions