MPC9456 Freescale Semiconductor, MPC9456 Datasheet - Page 5

• Manufacturer Part Number: MPC9456
• Description: 2.5V AND 3.3V LVCMOS CLOCK FANOUT BUFFER
• Manufacturer: Freescale Semiconductor

www.DataSheet4U.com
a.
b.
c.
d.
a.
b.
c.
d.
e.
TIMING SOLUTIONS
Table 8: DC Characteristics (V CC = V CCA = V CCB = V CCC = 2.5V
Symbol
V CMR a
Table 9: AC Characteristics (V CC = V CCA = V CCB = V CCC = 2.5V
t PLZ, HZ
t PZL, LZ
I CCQ d
Symbol
Z OUT
V CMR c
t P, REF
t sk(PP)
V OH
t SK(P)
V PP
V OL
t sk(O)
V IH
f MAX
V IL
t PLH
t PHL
DC Q
I IN
V PP
t r , t f
t r , t f
f ref
and the input swing lies within the V PP (DC) specification.
The MPC9456 is capable of driving 50 transmission lines on the incident edge. Each output drives one 50 parallel terminated
transmission line to a termination voltage of V TT . Alternatively, the device drives up to two 50 series terminated transmission lines per
output.
Input pull-up / pull-down resistors influence input current.
ICCQ is the DC current consumption of the device with all outputs open and the input in its default state or open.
AC characteristics apply for parallel output termination of 50 to V TT .
The MPC9456 is functional up to an input and output clock frequency of 350 MHz and is characterized up to 250 MHz.
V CMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V CMR range
and the input swing lies within the V PP (AC) specification.
Violation of the 1.0 ns maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input
pulse width, output duty cycle and maximum frequency specifications.
Output pulse skew is the absolute difference of the propagation delay times: | t pLH - t pHL |.
V CMR (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V CMR range
Input high voltage
Input low voltage
Peak-to-peak input voltage
Common Mode Range
Output High Voltage
Output Low Voltage
Output impedance
Input current c
Maximum Quiescent Supply Current
Input Frequency
Maximum Output Frequency
Peak-to-peak input voltage
Common Mode Range
Reference Input Pulse Width
PCLK Input Rise/Fall Time
Propagation delay
Output Disable Time
Output Enable Time
Output-to-output Skew
Device-to-device Skew
Output pulse skew e
Output Duty Cycle
Output Rise/Fall Time
Characteristics
Any output bank, same output divider
Characteristics
Any output, Any output divider
Freescale Semiconductor, Inc.
For More Information On This Product,
Within one bank
PCLK to any Q
PCLK to any Q
PCLK
PCLK
1 or 2 output
Go to: www.freescale.com
1 output
2 output
PCLK
PCLK
Min
-0.3
250
1.7
1.1
1.8
5
Min
500
1.1
1.4
2.6
2.6
0.1
45
0
0
0
17 - 20 b
Typ
5%, T A = –40 to +85 C)
5%, T A = –40 to +85 C) a
Typ
50
V CC + 0.3
V CC -0.7
Max
0.7
0.6
2.0
200
V CC -0.7
250 b
250 b
1000
Max
1.0 d
125
150
200
350
200
5.6
5.5
3.0
1.0
10
10
55
Unit
mV
mA
W
V
V
V
V
V
A
Unit
MHz
MHz
MHz
LVCMOS
LVCMOS
LVPECL
LVPECL
I OH =-15 mA b
I OL = 15 mA
V IN =GND or V IN =V CC
All V CC Pins
mV
ns
ns
ns
ns
ns
ns
ps
ps
ps
ns
ps
ns
%
V
Condition
FSELx=0
FSELx=1
LVPECL
LVPECL
0.7 to 1.7V
DC REF = 50%
0.6 to 1.8V
MPC9456
Condition
MOTOROLA