MT9122 Zarlink Semiconductor, MT9122 Datasheet - Page 20
![no-image](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_sml.jpg)
MT9122
Manufacturer Part Number
MT9122
Description
Dual Voice Echo CANceller (ITU-T G165 Compliant) With Disable Tone Detection
Manufacturer
Zarlink Semiconductor
Datasheet
1.MT9122.pdf
(31 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT9122AP
Manufacturer:
MITEL
Quantity:
5 510
Company:
Part Number:
MT9122AP
Manufacturer:
AMI
Quantity:
5 510
Part Number:
MT9122AP
Manufacturer:
MITEL
Quantity:
20 000
Company:
Part Number:
MT9122AP1
Manufacturer:
AIMTEC
Quantity:
3 000
Company:
Part Number:
MT9122AP1
Manufacturer:
ZARLINK
Quantity:
9
Company:
Part Number:
MT9122AS
Manufacturer:
MITEL
Quantity:
76
MT9122
20
Echo Canceller A, Adaptation Step Size (MU) Register 2
Echo Canceller B, Adaptation Step Size (MU) Register 2
MU
MU
Echo Canceller A, Double-Talk Detection Threshold Register 2 ADDRESS = 15h WRITE/READ VERIFY
Echo Canceller B, Double-Talk Detection Threshold Register 2 ADDRESS = 35h WRITE/READ VERIFY
DTDT
DTDT
This register allows the user to program the level of Double-Talk Detection Threshold (DTDT). The 16 bit 2’s complement linear
value defaults to 4800h= 0.5625 or -5dB. The maximum value is 7FFFh = 0.9999 or 0 dB. The high byte is in Register 2 and
the low byte is in Register 1.
Echo Canceller A, Non-Linear Processor Threshold Register 2 ADDRESS = 19h WRITE/READ VERIFY
Echo Canceller B, Non-Linear Processor Threshold Register 2 ADDRESS = 39h WRITE/READ VERIFY
NLPTHR
This register allows the user to program the level of the Non-Linear Processor Threshold (NLPTHR). The 16 bit 2’s complement
linear value defaults to 0800h = 0.0625 or -24.1dB. The maximum value is 7FFFh = 0.9999 or 0 dB. The high byte is in
Register 2 and the low byte is in Register 1.
This register allows the user to program the level of MU. MU is a 16 bit 2’s complement value which defaults to 4000h = 1.0
The high byte is in Register 2 and the low byte is in Register 1.
Echo Canceller A, Double-Talk Detection Threshold Register 1 ADDRESS = 14h WRITE/READ VERIFY
Echo Canceller B, Double-Talk Detection Threshold Register 1
Echo Canceller A, Adaptation Step Size (MU) Register 1
Echo Canceller B, Adaptation Step Size (MU) Register 1
Echo Canceller A, Non-Linear Processor Threshold Register 1 ADDRESS = 18h WRITE/READ VERIFY
Echo Canceller B, Non-Linear Processor Threshold Register 1 ADDRESS = 38h WRITE/READ VERIFY
NLPTHR
DTDT
NLP
MU
DTDT
NLP
MU
7
7
7
7
15
7
7
7
15
7
15
7
DTDT
NLP
MU
DTDT
NLP
MU
6
6
6
6
6
14
6
6
14
6
14
6
DTDT
NLP
MU
DTDT
NLP
MU
5
5
5
5
5
13
5
13
5
13
5
5
DTDT
NLP
MU
DTDT
NLP
MU
4
4
4
4
4
4
12
4
12
4
12
4
DTDT
NLP
MU
DTDT
NLP
MU
3
3
3
3
3
3
11
11
3
3
11
3
DTDT
NLP
MU
DTDT
NLP
MU
2
2
2
2
2
2
10
2
10
2
10
2
DTDT
DTDT
NLP
NLP
MU
MU
1
1
1
1
1
1
9
1
9
1
9
1
ADDRESS = 1Bh WRITE/READ VERIFY
ADDRESS = 3Bh WRITE/READ VERIFY
ADDRESS = 1Ah WRITE/READ VERIFY
ADDRESS = 3Ah WRITE/READ VERIFY
ADDRESS = 34h WRITE/READ VERIFY
DTDT
DTDT
NLP
NLP
MU
MU
0
0
0
0
0
0
8
0
8
0
8
0
Power Reset Value
Power Reset Value
Power Reset Value
Power Reset Value
Power Reset Value
Power Reset Value
48h
08h
40h
00h
00h
00h
Data Sheet