AT91SAM7S256 ATMEL Corporation, AT91SAM7S256 Datasheet - Page 26
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT91SAM7S256
Manufacturer Part Number
AT91SAM7S256
Description
AT91 ARM THUMB-BASED MICROCONTROLLERS
Manufacturer
ATMEL Corporation
Datasheet
1.AT91SAM7S256.pdf
(32 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM7S256-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT91SAM7S256-AU-0
Manufacturer:
Samsung
Quantity:
45
Part Number:
AT91SAM7S256-AU-00
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT91SAM7S256-AU-001
Manufacturer:
EPCOS
Quantity:
4 000
Part Number:
AT91SAM7S256-AU-001
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT91SAM7S256-MU
Manufacturer:
Atmel
Quantity:
5
Company:
Part Number:
AT91SAM7S256-MU
Manufacturer:
ATMEL
Quantity:
9 500
Company:
Part Number:
AT91SAM7S256-MU
Manufacturer:
ATMEL
Quantity:
465
Part Number:
AT91SAM7S256-MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT91SAM7S256B-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Peripheral Identifiers
Serial Peripheral
Interface
26
AT91SAM7S256 Summary Preliminary
The AT91SAM7S256 embeds a wide range of peripherals. Table 4 defines the Periph-
eral Identifiers of the AT91SAM7S256. A peripheral identifier is required for the control
of the peripheral interrupt with the Advanced Interrupt Controller and for the control of
the peripheral clock with the Power Management Controller.
Table 4. Peripheral Identifiers
Note:
•
•
Peripheral
ID
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15 - 29
30
31
Supports communication with external serial devices
–
–
–
–
Master or slave serial peripheral bus interface
–
–
–
–
1. Setting SYSIRQ and ADC bits in the clock set/clear registers of the PMC has no
Four chip selects with external decoder allow communication with up to 15
peripherals
Serial memories, such as DataFlash
Serial peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers
and Sensors
External co-processors
8- to 16-bit programmable data length per chip select
Programmable phase and polarity per chip select
Programmable transfer delays between consecutive transfers and between
clock and data per chip select
Programmable delay between consecutive transfers
effect. The System Controller is continuously clocked. The ADC clock is automatically
started for the first conversion. In Sleep Mode the ADC clock is automatically stopped
after each conversion.
Peripheral
Mnemonic
AIC
SYSIRQ
PIOA
Reserved
ADC
SPI
US0
US1
SSC
TWI
PWMC
UDP
TC0
TC1
TC2
Reserved
AIC
AIC
(1)
(1)
Peripheral
Name
Advanced Interrupt Controller
System Interrupt
Parallel I/O Controller A
Analog-to Digital Converter
Serial Peripheral Interface
USART 0
USART 1
Synchronous Serial Controller
Two-wire Interface
PWM Controller
USB Device Port
Timer/Counter 0
Timer/Counter 1
Timer/Counter 2
Advanced Interrupt Controller
Advanced Interrupt Controller
®
and 3-wire EEPROMs
6117AS–ATARM–20-Oct-04
External
Interrupt
FIQ
IRQ0
IRQ1