EPC4 Altera Corporation, EPC4 Datasheet - Page 10

• Manufacturer Part Number: EPC4
• Description: Sram-based LUT Devices
• Manufacturer: Altera Corporation

Configuration Devices for SRAM-based LUT Devices Data Sheet
10
DATA
DCLK
OE
nCS
Table 3. EPC2, EPC1, & EPC1441 Pin Functions During APEX II, APEX 20K, Mercury, ACEX 1K, FLEX 10K
& FLEX 6000 Configuration (Part 1 of 3)
Pin Name
(5)
(5)
1
2
3
4
PDIP
8-Pin
(3)
Pin Number
2
4
8
9
20-Pin
PLCC
Table 3
APEX II, APEX 20K, Mercury, ACEX 1K, and FLEX device configuration.
For information on EPC4, EPC8, and EPC16 devices, refer to
Configuration Devices (EPC4, EPC8, & EPC16) Data
TQFP
31
2
7
10
32-Pin
describes EPC2, EPC1, and EPC1441 pin functions during
(4)
Output
I/O
Open-
Drain
I/O
Input
Notes
Type
Pin
(1),
Serial data output. The DATA pin is tri-stated before
configuration when the nCS pin is high, and after the
configuration device finishes sending its configuration
data. This operation is independent of the device’s
position in the cascade chain.
DCLK is a clock output when configuring with a single
configuration device or when the configuration device is
the first device in a configuration device chain. DCLK is
a clock input for subsequent configuration devices in a
configuration device chain. Rising edges on DCLK
increment the internal address counter and present the
next bit of data to the DATA pin. The counter is
incremented only if the OE input is held high, the nCS
input is held low, and all configuration data has not
been transferred to the target device. When configuring
with the first EPC2 or EPC1 device in a configuration
device chain or with a single EPC1441 device, the
DCLK pin drives low after configuration is complete or
when OE is low.
Output enable (active high) and reset (active low). A
low logic level resets the address counter. A high logic
level enables DATA and permits the address counter to
count. If this pin is low (reset) during configuration, the
internal oscillator becomes inactive and DCLK drives
low. See
Chip select input (active low). A low input allows DCLK
to increment the address counter and enables DATA to
drive out. If the EPC1 or EPC2 is reset with nCS low, the
device initializes as the first device in a configuration
chain. If the EPC1 or EPC2 device is reset with nCS
high, the device initializes as the subsequent device in
the chain.
(2)
“Error Detection Circuitry”
Description
Sheet.
Altera Corporation
on
page
Enhanced
23.