MAX1400 Maxim, MAX1400 Datasheet - Page 13

• Manufacturer Part Number: MAX1400
• Description: %V / 18-Bit / Low-Power / Multichannel / Oversampling Sigma-Delta ADC
• Manufacturer: Maxim

The serial interface can be operated with the clock
idling either high or low. This is compatible with
Motorola’s SPI interface operated in (CPOL = 1, CPHA
= 1) or (CPOL = 0, CPHA = 1) mode. Select the clock
polarity by sampling the state of SCLK at the falling
edge of CS. Ensure that the setup times t
are not violated. If CS is connected to ground, resulting
in no falling edge on CS, SCLK must idle high (CPOL =
1, CPHA = 1).
The data-ready signal indicates that new data may be
read from the 24-bit data register. After the end of a suc-
cessful data register read, the data-ready signal
becomes false. If a new measurement completes before
the data is read, the data-ready signal becomes false.
The data-ready signal becomes true again when new
data is available in the data register.
The MAX1400 provides two methods of monitoring the
data-ready signal. INT provides a hardware solution
(active low when data is ready to be accessed), while
the DRDY bit in the COMM register provides a software
solution (active high).
Read data as soon as possible once data-ready
becomes true. This becomes increasingly important for
faster measurement rates. If the data-read is delayed
significantly, a collision may result. A collision occurs
when a new measurement completes during a data-
register read operation. After a collision, information in
the data register is invalid. The failed read operation
must be completed even though the data is invalid.
Reset the serial interface by clocking in 32 1s.
Resetting the interface does not affect the internal reg-
isters.
If continuous data output mode is in use, clock in eight
0s followed by 32 1s. More than 32 1s may be clocked
in, since a leading 0 is used as the start bit for all oper-
ations.
Communications Register
Name
Defaults
FUNCTION
Data-Ready Signal (DRDY bit true or I I N N T T = low)
First Bit (MSB)
______________________________________________________________________________________
DATA RDY
0/DRDY
0
+5V, 18-Bit, Low-Power, Multichannel,
Selecting Clock Polarity
Resetting the Interface
RS2
Oversampling (Sigma-Delta) ADC
0
REGISTER SELECT BITS
4
/t
12
and t
RS1
0
5
/t
13
RS0
When scanning the input channels (SCAN = 1), the ser-
ial interface allows the data register to be read repeat-
edly without requiring a write to the COMM register.
The initial COMM write (01111000) is followed by 24
clocks (DIN = high) to read the 24-bit data register.
Once the data register has been read, it can be read
again after the next conversion by writing another 24
clocks (DIN = high). Terminate the continuous data out-
put mode by writing to the COMM register with any
valid access.
Single-bit, raw modulator data is available at DOUT for
custom filtering when MDOUT = 1. INT provides a mod-
ulator clock for data synchronization. Data is valid on
the falling edge of INT. Write operations can still be
performed, however, read operations are disabled.
After MDOUT is returned to 0, valid data is accessed
by the normal serial-interface read operation.
0/DRDY: (Default = 0) Data Ready Bit. On a write, this
bit must be reset to 0 to signal the start of the Com-
munications Register data word. On a read, a 1 in this
location (0/DRDY) signifies that valid data is available in
the data register. This bit is reset after the data register
is read or, if data is not read, 0/DRDY will go low at the
end of the next measurement.
RS2, RS1, RS0: (Default = 0, 0, 0) Register Select
Bits. These bits select the register to be accessed
(Table 1).
R/W: (Default = 0) Read/Write Bit. When set high, the
selected register is read; when R/W = 0, the selected
register is written.
RESET: (Default = 0) Software Reset Bit. Setting this
bit high causes the part to be reset to its default power-
up condition (RESET = 0).
STDBY: (Default = 0) Standby Power-Down Bit. Setting
the STDBY bit places the part in “standby” condition,
shutting down everything except the serial interface
and the CLK oscillator.
0
R/W
0
Modulator Data Output (MDOUT = 1)
RESET
Continuous Data Output Mode
0
Communications Register
On-Chip Registers
STDBY
0
FSYNC
(LSB)
0
13