MAX1359B Maxim Integrated Products, MAX1359B Datasheet - Page 41
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
MAX1359B
Manufacturer Part Number
MAX1359B
Description
Data-Acquisition System
Manufacturer
Maxim Integrated Products
Datasheet
1.MAX1359B.pdf
(67 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MAX1359BETL+
Manufacturer:
Maxim Integrated Products
Quantity:
135
DataSheet.in
The CLK_CTR register contains the control bits for the
RTC alarms and clocks.
AWE: Alarm write-enable bit. Set AWE = 1 to write data
to the AL_DAY register as well as the ADE bit in this
register. When AWE = 0, all writes are prevented to the
AL_DAY register and the ADE bit in this register. A sec-
ond write to this register is required to change the value
of the ADE bit. The power-on default state is 0.
ADE: Alarm (time-of-day) enable bit. Set ADE = 1 to
enable the time-of-day alarm and set ADE = 0 to dis-
able the time-of-day alarm. When enabled, the ALD bit
in the STATUS register asserts when the RTC second
counter time matches AL_DAY register. The device
wakes up from sleep to normal mode if not already
awake. The ADE bit can only be written if the AWE = 1
from a previous write. The power-on default state is 0.
RWE: RTC write-enable bit. Set RWE = 1 prior to writing
to the RTC register and the RTCE bit in this register. If
RWE = 0, all writes are prevented to the RTC register as
well as the RTCE bit in this register. The RWE signal
takes effect after the rising edge of the 16th clock;
CLK_CTRL Register (Power-On State: 00X0 1111 0010 1110)
UPIOs, RTC, Voltage Monitors, and Temp Sensor
16-Bit, Data-Acquisition System with ADC, DAC,
CKSEL2
MSB
AWE
CKSEL1
______________________________________________________________________________________
ADE
CKSEL0
X
IO32E
RWE
therefore, a second write to this register is required to
change the value of the RTCE bit. The power-on default
state is 0.
RTCE: Real-time-clock enable bit. Set RTCE = 1 to
enable the RTC, and set RTCE = 0 to disable the RTC.
The RTC has a 32-bit second and an 8-bit subsecond
counter. The power-on default state is 1.
OSCE: 32kHz crystal-oscillator enable bit. Set OSCE =
1 to power up the 32kHz oscillator and set OSCE = 0 to
power down the oscillator. The power-on default state is
1.
FLLE: Frequency-locked-loop enable bit. Set FLLE = 1
to enable the FLL, and set FLLE = 0 to disable the FLL.
If HFCE = 1 and FLLE = 0, the internal high-frequency
oscillator is enabled but it is not frequency-locked to
the 32kHz clock. When FLLE is asserted, it typically
takes 3.5ms for the high-frequency clock to settle to
within 1% of the 32kHz reference clock frequency.
Switching the FLL on or off with this bit does not cause
high-frequency clock glitching. The power-on default
state is 1.
CK32E
RTCE
OSCE
CLKE
FLLE
INTP
HFCE
WDE
LSB
41