L64733 LSI Logic Corporation, L64733 Datasheet - Page 15

• Manufacturer Part Number: L64733
• Description: Tuner/receiver Chipset
• Manufacturer: LSI Logic Corporation

Channel Clock Interface
Phase-Locked Loop (PLL) Interface
The Channel Clock Interface consists of the clock and crystal oscillator
signals.
CLK
XOIN
XOOUT
The internal PLL generates the signals to operate the ADC, demodulator,
and FEC modules.
LCLK
LP2
PCLK
PLLAGND
L64733/L64734 Tuner and Satellite Receiver Chipset
Input Clock
This functionality has been assigned to the XOIN pin.
Crystal Oscillator In
The XOIN pin is used for a crystal oscillator or external
reference clock input. A 15 MHz crystal is normally
connected to the XOIN pin. This pin can also be driven
by the XOOUT pin from L64733. When using an external
ADC to strobe bypass data into the L64734, connect the
clock input to this pin.
Crystal Oscillator Out
This is the crystal oscillator output pin.
Decimated Clock Output
The L64734 internal clock generation module generates
the LCLK signal. LCLK is derived by dividing CLK by the
value of the CLK_DIV2 register parameter.
Input to VCO
The LP2 signal is the input to the internal voltage-
controlled oscillator. It is normally connected to the output
of an external RC filter circuit.
PLL Clock Output
The L64734 internal PLL clock synthesis module
generates the PCLK signal. The PLL is driven by the
reference crystal connected between the XOIN and
XOOUT pins. The PLL clock synthesis module can be
configured to generate a PCLK rate that is appropriate for
all data rates.
PLL Analog Ground
PLLAGND is the analog ground pin for the PLL module;
it is normally connected to the system ground plane.
Output
Output
Output
Input
Input
Input
Input
15