MB86330 Fujitsu Media Devices Limited, MB86330 Datasheet
MB86330
Related parts for MB86330
MB86330 Summary of contents
Page 1
... The DSP supports a set of instructions optimum for digital signal processing in communications applications such as handy phones. The MB86330 consists of a core section and a peripheral section. For detailed specifications of the core section, see MB86330DSP Core Section Specifications. FEATURES • Fixed-point operations ...
Page 2
... MB86330 (Continued) • Addressing Two independent address units Eight general-purpose registers Addressing function that can update a register Circular addressing Two address update registers • Supply voltage: 3.3 V (single type of supply voltage) • Ceramic package: PGA-256 2 www.DataSheet4U.com ...
Page 3
... MB86330 www.DataSheet4U.com 108 107 106 105 36 167 166 165 104 35 218 217 164 103 34 216 163 102 33 215 162 ...
Page 4
... MB86330 Pin Pin Pin I/O no. name no PAO27 ICAD0 PAO30 IRO0 IRO3 ICAD1 IRO8 IRO10 IRO14 ICAD3 IRO17 IRO20 IRO23 IRO26 IRO28 IRO30 48 17 — N. — ...
Page 5
... PAO5 218 — O PAO9 219 I/O ICDT0 O PAO12 220 — I XICWE 221 O AINT4 O PAO16 222 O SCKOUT O PAO19 223 — 224 — MB86330 www.DataSheet4U.com Pin Pin Pin I/O name no. name 225 — N.C. VS 226 — VS N.C. 227 — N.C. VS 228 — VS IRO7 229 I SMDT 230 — ...
Page 6
... MB86330 EXTERNAL PIN LAYOUT MCLK PM PSTOP 3 MOD [ WMD [ XRST SCKOUT BOOT BTACT 2 PAGE [ SMDT SMCK SMEN 7 INT [ AINT [ TCIF 2 SY1 [ SCI [ SDI [ SYO [ SCO [ SDO [ Other pins VD, VS, N ...
Page 7
... Input for a BOOT mode control signal H — Output for a BOOT mode status indication signal — — Output for an external memory/page selection control signal — — Internal status output MB86330 www.DataSheet4U.com Function 1 machine cycle Operating MOD0 mode Single chip 0 mode Disabled Wait ...
Page 8
... MB86330 Pin no. Pin name Bit 229 SMDT 1 55 SMCK 1 56 SMEN 1 43, 109 to 111, INT 7 118, 168, 176 [7:1] 41, 42, 51, 52, AINT 7 108, 170, 221 [7:1] 180 TCIF 1 58, SYI 2 123 [1:0] 59, SCI 2 231 [1:0] 124, SDI 2 181 [1:0] 125, SYO 2 126 [1:0] 182, SCO 2 184 [1:0] 60, ...
Page 9
... Pull up External data bus I/O pins O — — Output for the ERAM address — — — Power supply for the digital circuit (3.3 V, input) — — — GND (input) for the digital circuit — — — Pins not connected MB86330 www.DataSheet4U.com Function 9 ...
Page 10
... MB86330 HANDLING DEVICES 1. Take Care So that the Maximum Rated Value Is Not Exceeded. (Preventing Latchup) Latchup may occur on CMOS ICs if voltage higher than VD or lower than VS is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on “1. Absolute Maximum Ratings” ...
Page 11
... DEC2 RPC MODE RPC2 SP DMAC0 DMAC1 DMAC2 DMAC3 MD Circular addressing Input format Output format ALU Barrel shifter Result selection MB86330 www.DataSheet4U.com Peripheral circuit I/O peripheral circuit ARAM (Data memory) BRAM (Data memory) TRAM (Table data memory) Instruction memory D0 SFT ST SFTV 11 ...
Page 12
... MB86330 DESCRIPTION OF BLOCK FUNCTIONS • Clock generator (CLOCK Gen.) Generates a clock required for the DSP to control a system clock stop in the waste state and an entire clock stop for sleeping. • Interrupt controller Controls an INT interrupt, an overflow interrupt, and a DMA interrupt. • Controller Generates a program address and decodes an instruction to control the entire DSP . • ...
Page 13
... TABLE area 7000H 8000H ERAM area FFFFH 16 bits : The hatched area cannot be used by the user. MOD0 Operating mode 0 Single chip mode Disabled Instruction memory space 0000H 4000H Emulation work area 4100H Internal instruction memory for the user FFFFH 16 bits MB86330 www.DataSheet4U.com 13 ...
Page 14
... MB86330 MEMORY MAP FOR BOOT STRAP ERAM PAGE1 – PAGE1 – 0000 0000 H H 4000 3000 H H Program 6FFF H 7FFF 7FFF H H PAGE1 – PAGE1 – 8000 8000H H FFFF FFFFH H The ERAM area is used by the DSP to access the data memory space. Because the ERAM area ranges from 8000 to FFFF , however, PAGE is created in units of 32 kwords ...
Page 15
... W dec2 MSM (3) MSM ( MSM ( cycles MB86330 www.DataSheet4U.com PC: Program fetch cycle DE1: Decode 1st. cycle DE2: Decode 2nd. cycle EX1: Execute 1st. cycle EX2: Execute 2nd. cycle dec1: 1st. decoding dec2: 2nd. decoding Address generation adr: ...
Page 16
... MB86330 REGISTER TABLE Register Bit Register type name length A0 16 Data register A1 16 Data register AX 32 Data register B0 16 Data register B1 16 Data register BX 32 Data register C0 16 Accumulator C1 16 Accumulator Accumulator C2 8 (guard register Accumulator D0 16 Accumulator D1 16 Accumulator ...
Page 17
... Register configuration Undefined bit 15 bit RPC RPC2 DOSTR DOEND LC0 LC1 bit 15 bit 0 00000000 B SFTV 00000000 B Undefined bit 15 bit FFFD Undefined MB86330 www.DataSheet4U.com bit 15 bit 0 ST bit 15 bit 0 MODE DRF bit 5 bit 0 SFT bit 15 bit 0 DMAC0 DMAC1 DMAC2 DMAC3 17 ...
Page 18
... MB86330 REGISTERS • Data registers (A0, A1, B0 and B1) Each of the data registers consists of four words (16 bits). They can be used as four word-length registers (16 bits) and two long-word registers (32 bits) to execute various arithmetic operation instructions, logic operation instructions, and transfer instructions. • Accumulators (C0 to C1, and D0 to D2) The accumulators can be linked as two 40-bit registers (CX and DX) to execute various arithmetic operation instructions, logic operation instructions, and transfer instructions ...
Page 19
... Executing the repeat instruction stops a program counter update. • Stack pointer (SP) The stack pointer, which consists of 16 bits, stores addresses for saving and transferring the contents of registers upon execution of the PUSH/POP instruction, the subroutine call instruction interrupt. MB86330 www.DataSheet4U.com 19 ...
Page 20
... MB86330 DETAILED DESCRIPTION OF SPECIAL REGISTERS (1) Status Register bit 15 bit 14 bit 13 bit 12 bit 11 IT OV3 OV1 INT2 INT1 Bit abbreviation Bit name C Carry flag Z Zero flag N Negative flag V1 Overflow flag 1 V2 Overflow flag 2 V3 Overflow flag 3 ITG Operating mode specification flag RND ...
Page 21
... Transferred data is not clipped. Reserved INT3 interrupt enable flag 0: Disabled, 1: Enabled INT4 interrupt enable flag 0: Disabled, 1: Enabled INT5 interrupt enable flag 0: Disabled, 1: Enabled INT6 interrupt enable flag 0: Disabled, 1: Enabled INT7 interrupt enable flag 0: Disabled, 1: Enabled MB86330 www.DataSheet4U.com bit 1 bit 0 NCT NOG 21 ...
Page 22
... MB86330 (3) DRF Register bit 7 bit 6 REPF23 REPF22 Bit abbreviation Bit name DOF2 DO flag 2 DOF1 DO flag 1 REPF11 REP1 flag 1 REPF12 REP1 flag 2 REPF13 REP1 flag 3 REPF21 REP2 flag 1 REPF22 REP2 flag 2 REPF23 REP2 flag 3 22 bit 5 bit 4 bit 3 REPF21 REPF13 REPF12 Internal operation status holding flag. ...
Page 23
... Three indirect addressing means (AD0 to AD2) by address registers can be used to transfer a register value to a memory, data from a memory to a register, and data between memories. The available addressing means is determined depending on the type of a register for data transfer, double transfer and transfer accompanied by an operation. All addressing is performed in units of words. MB86330 www.DataSheet4U.com 23 ...
Page 24
... MB86330 • Addressing modes Mode Mnemonic Direct (imm16) addressing AD0 ( ( (Xk – – Y0) AD1 ( ( ( ( (Xm – – 1) (Xm – – 2) (Xm – – Y1) [BV+ [BV+ [BV+ [BV+ [BV+X7 – – 1] [BV+X7 – – 2] [BV+X7 – – 3] [BV+ Y1] AD2 (BP+disp7) ( ...
Page 25
... Decimal part (2’s complement Decimal part Integral part (2’s complement Integral part unsigned data” exist for multiplication instructions. MB86330 www.DataSheet4U.com bit bit bit bit 25 ...
Page 26
... MB86330 2. Multiplication in Fixed-point Type Mode With the “ITG” bit in the status register set at 0, fixed-point type mode is set up, and multiplication is executed in the following format. You can use ordinary mode and NOG mode in which the guard bit is not used. (1) Ordinary Mode • ...
Page 27
... bits of an operation result MB86330 www.DataSheet4U.com 16 bits 16 bits bits 0 27 ...
Page 28
... MB86330 INTERRUPT A software interrupt and a hardware interrupt are available. Interrupts are assigned specified types of priority. When interrupts occur concurrently, an interrupt with higher priority is executed earlier. Priority Soft/hard Interrupt type 1 Hard RST 2 Hard BREAK Soft TRAP 3 Soft Hard DMA0 6 DMA1 ...
Page 29
... D0, D1, AX, BX, CX, DX A0, A1, B0, B1, C0, C1, D0, D1, AX, BX, CX, DX A0, A1, B0, B1, C0, C1, D0, D1, AX, BX, CX, DX RPC/imm 10 AX, BX, CX, DX/A0, A1, B0, B1, C0, C1, D0, D1 A0, A1, B0, B1, C0, C1, D0, D1, AX, BX, CX, DX A0, A1, B0, B1, C0, C1, D0, D1, AX, BX, CX, DX MB86330 www.DataSheet4U.com Flag change – – ...
Page 30
... MB86330 Mnemonic MOV Data transfer or duplicate transfer MOVT Duplicate transfer to the accumulator MRD Signed product addition MRD Signed product addition with duplicate transfer MRDS Signed and unsigned product addition MRDU Unsigned and unsigned product addition MSM Signed product addition MSM Signed product addition with ...
Page 31
... A0, A1, B0, B1, C0, C1, D0, D1, AX, BX, CX, DX – A0, A1, B0, B1, C0, C1, D0 – – CX, DX – RPC/imm 10 – RPC2/imm 10 – – – MB86330 Flag change – – – – – – – – ...
Page 32
... MB86330 (Continued) Mnemonic RGLT Auxiliary search for the minimum normalized value RVL Reverse shift SLP Standby status STLD Store and load SBAD Subtraction and addition SUB Subtraction SUB Subtraction with transfer SUBC Subtraction with carry XOR Exclusive logical OR [Flag indications] : Set or reset by an operation : Not changed or reset by an operation – ...
Page 33
... The Simplified BOOT function loads and executes a program fewer words. It also sets loaded start address (FFE1 (FFE3 ). H : PAGE1-0 = 11) with the following contents during booting 0010 ) the number of program words (FFE2 H MB86330 www.DataSheet4U.com ), and execution start address H 33 ...
Page 34
... MB86330 3. BOOT Timing Performing BOOT processing requires satisfaction of the following operation. (1) Take setup of two or more MCLK clocks from a fall rising edge. (2) Fetch information about the BOOT pin at a fall rising edge, and the BTACT pin will be set at “H”. (3) Reset the BOOT pin at least two MCLK clocks after a fall edge observed at the BTACT pin. ...
Page 35
... When PLL is locked, the “L” pin goes “H”. (4) After PLL has been locked, change XRST from “L” to “H” to start DSP operation MCLK PSTOP L XRST 2. PLL standards Input clock (MHz lock up time Initial time ( s) Look up time ( s) 200 When PLL is used MB86330 www.DataSheet4U.com Remarks 35 ...
Page 36
... MB86330 ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings Parameter Symbol Power supply voltage V DD Input voltage V I Output voltage Maximum output current I O Storage temperature Tstg WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. ...
Page 37
... – –5 — 25 State Normal + and circuit DD SS MB86330 www.DataSheet4U.com = + + Value Unit Typ. Max. 50 — — mA — — 0. — — ...
Page 38
... MB86330 5. AC Characteristics (1) ERAM Interface SCKOUT t DEA EA [ XEREQ XERD XEWR ED [ Note: During a wait, the state indicated by double lines above is held for a wait cycle. Parameter EA output delay EA hold time XEREQ falling delay XEREQ rising delay XERD rising delay XERD “L” pulse width XEWR rising delay XEWR “ ...
Page 39
... Serial I/O Interface • Serial input SCI0/1 SYI0/1 SDI0/1 Valid • Serial output SCO0/1 SYO0/1 SDO0/1 t DSDO t CYCSCI t HSYI t t SSYI SSYI Valid Valid t HSDI t SSDI t CYCSCO t HSYO t t SSYO SSYO Valid Valid MB86330 www.DataSheet4U.com Valid 39 ...
Page 40
... MB86330 Parameter Serial input clock cycle SYI signal setup time SYI signal hold time SDI signal setup time SDI signal hold time Serial output clock cycle SYO signal setup time SYO signal hold time SDO signal output delay 3 3 +40 C, ...
Page 41
... Pin name Min. t SMCK CYCSMCK t SMDT 0.8 SSMDT t SMDT 1.8 HSMDT t SMEN 0.6 SSMENhl t SMEN 0.6 HSMENhl t SMEN 0.6 SSMENlh t SMEN 0.8 HSMENlh MB86330 www.DataSheet4U.com LSB t HSMENhl Valid output pin load = 50 pF) Value Unit Typ. Max. ns 500 — — ns — — ns — — ns — — ns — — ns — ...
Page 42
... MB86330 (4) PLL and Others SCKOUT PAGE [ SCZC EA [ SCKOUT Parameter ST output delay ST hold time PAGE output delay PAGE hold time EA output delay for SCZC EA hold time for SCZC EA output delay for SCZC EA hold time for SCZC DST HST ...
Page 43
... CYC t PWRST Value Pin name Min. Typ. MCLK 20 — MCLK — — Symbol Pin name Min. t XRST 10t * PWRST CYC MB86330 www.DataSheet4U.com ( Unit Remarks Max. 25 MHz * 160 MHz * Value Unit Typ. Max. — — ...
Page 44
... MB86330 ORDERING INFORMATION Part number MB86330CR-ES 44 Package 256-pin Ceramic PGA (PGA-256C-A03) www.DataSheet4U.com Remarks ...
Page 45
... FUJITSU LIMITED R256003SC-3-2 + 0.13 0.46 – 0.05 DIA + .005 (.018 ) 1.27 (.050) DIA TYP – .002 2.54 (.100) MAX 45.72 (1.800) REF 2.54 0.25 + 0.25 1.27 – 0.76 (.100 .010) + .010 (.050 ) – .030 + 0.51 3.30 6.35 (.250) – 0.25 MAX + .020 (.130 ) – .010 MB86330 www.DataSheet4U.com (4PLCS) EXTRA INDEX PIN Dimensions in mm (inches) 45 ...
Page 46
... MB86330 FUJITSU LIMITED For further information please contact: Japan FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: 81(44) 754-3763 Fax: 81(44) 754-3329 http://www.fujitsu.co.jp/ North and South America FUJITSU MICROELECTRONICS, INC. Semiconductor Division ...