M50FLW040B ST Microelectronics, M50FLW040B Datasheet - Page 21
![no-image](/images/no-image-200.jpg)
M50FLW040B
Manufacturer Part Number
M50FLW040B
Description
4 Mbit 3V Supply Firmware Hub / Low Pin Count Flash Memory
Manufacturer
ST Microelectronics
Datasheet
1.M50FLW040B.pdf
(52 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M50FLW040BK5G
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
M50FLW040BN5
Manufacturer:
ST
Quantity:
20
www.DataSheet4U.com
Table 13. Commands
Note: 1. For all commands: the first cycle is a Write. For the first three commands (Read Memory, Read Status Register, Read Electronic
Read Memory
Array
Read Status
Register
Read Electronic
Signature
Program / Multiple
Byte program
(FWH)
Quadruple Byte
Program
(A/A Mux)
Chip Erase
Block Erase
Sector Erase
Clear Status
Register
Program/Erase
suspend
Program/Erase
resume
Invalid reserved
10. “1+” indicates that there is one write cycle, followed by any number of read cycles.
11. Configuration registers are accessed directly without using any specific command code. A single Bus Write or Bus Read Operation
12. Addresses A1, A2, A3 and A4 must be consecutive addresses, differing only in address bits A0 and A1.
Command
2. After a Read Memory Array command, read the memory as normal until another command is issued.
3. After a Read Status Register command, read the Status Register as normal until another command is issued.
4. After the erase and program commands read the Status Register until the command completes and another command is issued.
5. After the Clear Status Register command bits SR1, SR3, SR4 and SR5 in the Status Register are reset to ‘0’.
6. While an operation is being Program/Erase Suspended, the Read Memory Array, Read Status Register, Program (during Erase
7. The Program/Erase Resume command causes the Program/Erase suspended operation to resume. Read the Status Register until
8. Do not use Invalid or Reserved commands.
9. Multiple Byte Program PA= start address, A0 (Double Byte Program) A0 and A1 (Quadruple Byte Program) are Don`t Care. PD is
(2,10,11)
(4,9,11)
Signature), the second and next cycles are READ. For the remaining commands, the second and next cycles are WRITE.
BA = Any address in the Block, SA = Any address in the Sector. X = Don’t Care, except that A22=1 (for FWH or LPC mode), and
A21, A20 and A19 are set according to the rules shown in
Suspend) and Program/Erase Resume commands can be issued.
the Program/Erase Controller completes and the memory returns to Read Mode.
two or four Bytes depending on Msize code.
is all that is needed.
(7)
(3,10)
(5)
(6)
(10)
(4,12)
(4)
(4)
(4)
(8)
1+
1+
1+
2
5
2
2
2
1
1
1
1
1
1
1
1
Addr
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
1st
90h or
40h or
Data
FFh
B0h
D0h
2Fh
C0h
70h
98h
10h
30h
80h
20h
32h
50h
00h
01h
60h
Addr
Read
Addr
Addr
Prog
Addr
Sig
BA
SA
A1
X
X
2nd
Status
Signat
Data1
Read
Data
Data
Prog
Data
Prog
Reg
D0h
D0h
10h
ure
Table 5.
Bus Operations
Addr2)
(Read
(for LPC mode)
Addr
Addr)
(Sig
(X)
A2
3rd
(Status
(Signat
Data2)
(Read
Data2
Data
Reg)
Prog
ure)
M50FLW040A, M50FLW040B
(1)
Addr3)
(Read
Addr)
Addr
(Sig
(X)
A3
4th
(Status
(Signat
Data3)
(Read
Data3
Data
Reg)
Prog
ure)
Addr4)
(Read
Addr)
Addr
(Sig
(X)
A4
5th
(Status
(Signat
Data4)
(Read
Data4
Data
Reg)
Prog
ure)
21/52