PI7C9X110 Pericom Semiconductor Corporation, PI7C9X110 Datasheet - Page 128

no-image

PI7C9X110

Manufacturer Part Number
PI7C9X110
Description
Pcie-to-pci Reversible Bridge
Manufacturer
Pericom Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C9X110BNB
Manufacturer:
LATTICE
Quantity:
308
Part Number:
PI7C9X110BNB
Manufacturer:
PERICOM
Quantity:
20 000
Part Number:
PI7C9X110BNBE
Manufacturer:
PLX
Quantity:
1 238
Part Number:
PI7C9X110BNBE
Manufacturer:
PERICOM31
Quantity:
193
Part Number:
PI7C9X110BNBE
Manufacturer:
Pericom
Quantity:
10 000
Part Number:
PI7C9X110BNBE
Manufacturer:
PERICOM
Quantity:
20 000
Part Number:
PI7C9X110BNBE
0
7.6.15 UPSTREAM PAGE BOUNDARY IRQ 0 MASK REGISTER – OFFSET 060h
7.6.16 UPSTREAM PAGE BOUNDARY IRQ 1 MASK REGISTER – OFFSET 064h
7.6.17 RESERVED REGISTER – OFFSET 068C
7.6.18 PRIMARY CLEAR IRQ REGISTER – OFFSET 070h
7.6.19 SECONDARY CLEAR IRQ REGISTER – OFFSET 070h
Pericom Semiconductor
BIT
31:0
BIT
31:0
BIT
15:0
BIT
31:16
FUNCTION
Upstream Page Boundary
IRQ 0 Mask
FUNCTION
Upstream Page Boundary
IRQ 1 Mask
FUNCTION
Primary Clear IRQ
FUNCTION
Secondary Clear IRQ
TYPE
TYPE
TYPE
TYPE
RWC
RWC
RWC
RWC
Page 128 of 145
DESCRIPTION
0: PI7C9X110 can initiate an interrupt request when the correspondent
request bit is set
1: PI7C9X110 cannot initiate any interrupt request even though the
correspondent request bit is set
Reset to FFFFFFFFh
DESCRIPTION
0: PI7C9X110 can initiate an interrupt request when the correspondent
request bit is set
1: PI7C9X110 cannot initiate any interrupt request even though the
correspondent request bit is set
Reset to FFFFFFFFh
DESCRIPTION
When writing “1” to this register bit, it clears the correspondent interrupt
request bit.
When reading this register, it returns the interrupt request bit status:
0: It is not the bit that causes the interrupt request on primary interface
1: It is the bit that causes the interrupt request on primary interface
Reset to 0000h
DESCRIPTION
When writing “1” to this register bit, it clears the correspondent interrupt
request bit.
When reading this register, it returns the interrupt request bit status:
0: It is not the bit that causes the interrupt request on secondary interface
1: It is the bit that causes the interrupt request on secondary interface
Reset to 0000h
May 2008, Revision 2.6
PCIe-to-PCI Reversible Bridge
PI7C9X110

Related parts for PI7C9X110