MTV021 ETC-unknow, MTV021 Datasheet - Page 6

no-image

MTV021

Manufacturer Part Number
MTV021
Description
Enhanced Super On-screen Display
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MTV021-75
Manufacturer:
MYSON
Quantity:
6 223
Part Number:
MTV021N-049 EI
Manufacturer:
Myson
Quantity:
3 076
Part Number:
MTV021N-05
Manufacturer:
NEC
Quantity:
768
Part Number:
MTV021N-05
Manufacturer:
MYSON
Quantity:
20 000
Part Number:
MTV021N-08
Manufacturer:
MYSON
Quantity:
19 886
Part Number:
MTV021N-08
Manufacturer:
MYSON
Quantity:
20 000
Part Number:
MTV021N-09
Manufacturer:
MYSON
Quantity:
6 218
Note:" v " means the nth line in the character would be repeated once, while " - " means the nth line in the
3.4 Horizontal display control
The horizontal display control is used to generate control timing for horizontal display based on double char-
acter width bit (CWS), horizontal positioning register (HORD), horizontal resolution register (HORR), and
HFLB input. A horizontal display line consists of (HORR*12) dots which include 360 dots for 30 display char-
acters and the remaining dots for blank region. The horizontal delay starting from HFLB leading edge is calcu-
lated with the following equation,
3.5 Phase lock loop (PLL)
On-chip PLL generates system clock timing (VCLK) by tracking the input HFLB and horizontal resolution reg-
ister (HORR). The frequency of VCLK is determined by the following equation:
The VCLK frequency ranges from 6MHz to 96MHz selected by (VCO1, VCO0). In addition, when HFLB input
is not present to MTV021, the PLL will generate a specific system clock, approximately 2.5MHz, by a built-in
oscillator to ensure data integrity.
3.6 Display & Row control registers
The internal RAM contains display and row control registers. The display registers have 450 locations which
are allocated between (row 0, column 0) to (row 14, column 29), as shown in Figure 4. Each display register
has its corresponding character address on ADDRESS byte, its corresponding background color, 1 blink bit
and its corresponding color bits on ATTRIBUTE bytes. The row control register is allocated at column 30 for
Repeat Line
TABLE 2. Repeat line weight of character
TABLE 3. Repeat line number of character
CH6 - CH0
Weight
character would not be repeated.
CH3=1
CH2=1
CH1=1
CH0=1
+16
+17
+18
+1
+2
+4
+8
Horizontal delay time = ( HORD * 6 + 49) * P - phase error detection pulse width
Where P = One pixel display time = One horizontal line display time / (HORR*12)
VCLK Freq = HFLB Freq * HORR * 12
MYSON
TECHNOLOGY
0
v
v
-
-
-
-
-
1
v
v
v
v
-
-
-
Repeat Line Weight
2
v
v
v
v
-
-
-
3
v
v
v
v
-
-
-
+8
+4
+2
+1
4
v
v
v
v
-
-
-
5
v
v
v
v
-
-
-
6
v
v
v
v
-
-
-
6/17
7
v
v
v
v
-
-
-
Repeat Line #
8
v
v
v
v
-
-
-
9
v
v
v
v
-
-
-
10
v
v
v
v
-
-
-
11
v
v
v
v
-
-
-
12
v
v
v
v
-
-
-
MTV021 Revision 5.0 6/29/1999
13
v
v
v
v
-
-
-
14
MTV021
v
v
v
v
-
-
-
15
v
v
v
v
-
-
-
16
v
v
v
-
-
-
-
17
v
-
-
-
-
-
-

Related parts for MTV021