IRM7001 Vishay, IRM7001 Datasheet

no-image

IRM7001

Manufacturer Part Number
IRM7001
Description
Sir Modulator/demodulator
Manufacturer
Vishay
Datasheet
FEATURES
• Compliant with IrDA 1.0 Physical Layer Specifications
• Interfaces with IrDA 1.0 Compliant IR Transceivers
• Used in conjunction with Standard 16550 UART
• Transmits/Receives either 1.6 µ s or 3/16 Pulse Mode
• Internal or External Clock Mode
• Programmable Baud Rate
• 2.7–5.5 V Operation
• 16 Pin SOIC Package
APPLICATIONS
• Interfaces with IR Transceivers in:
DESCRIPTION
The IRM7001 SIR-Encoder/Decoder is a CMOS modulator/
demodulator chip that is used to both encode and decode
information as per the IrDA® SIR (Serial InfraRed) signal mod-
ulation and demodulation scheme. This chip is designed to
work with Infineon IrDA compatible transceivers and all other
IrDA compatible transceivers. The chip contains a clock
divider circuit used to generate the 16X clock internally. This
makes it very suitable for microcontroller-based embedded
system design.
Document Number: 82576
Revision 17-August-01
- Computer Applications:
- Telecom Application:
- Handheld Data Collection:
PDAs
Dongle or other RS232 Adapter
Modems
Fax Machines
Pagers
Industrial
Medical
Transportation
Figure 1. IRM7001 pin out
Figure 2. IRM7001 Block Diagram
Dimensions in inches (mm)
Notes:
1. Dimensions A and B are datums and T is a datum surface.
2. Dimensioning and tolerancing per ansi Y14.5M, 1982
3. Controlling dimension: millimeter.
4. Dimension A and B do not include mold protrusion.
5. Maximum mold protrusion 0.15 (0.005) per side.
T
16
1
CLK_SEL
16XCLK
TXD
A0
A1
A2
GND
RCV
.019 (.49)
.014 (.35)
A
.393 (10.0)
.386 (9.8)
PULSEMOD
.050 (1.27) BSC
CLK_SEL
16XCLK
/NRST
RCV
SIR Modulator/Demodulator
A0
A1
A2
TXD
1
2
3
4
5
6
7
8
.009 (.25)
.004 (0.1)
9
8
IRM - 7001
.157 (4.0)
.150 (3.8)
.068 (1.75)
.054 (1.35)
ENCODE
DECODE
CLOCK
DIVIDE
B
SIR
SIR
.244 (6.2)
.229 (5.8)
16
15
14
13
12
11
10
9
INT_CLOCK
.049 (1.25)
1
.016 (.40)
SOIC Package
IR_TXD
IR_RCV
R x 45°
V
OSCIN
OSCOUT
PWR DN
PLS MOD
IR_TXD
IR_RCV
NRST
IRM7001
CC
www.vishay.com
.009 (.25)
.008 (.19)
1

Related parts for IRM7001

IRM7001 Summary of contents

Page 1

... Industrial Medical Transportation DESCRIPTION The IRM7001 SIR-Encoder/Decoder is a CMOS modulator/ demodulator chip that is used to both encode and decode information as per the IrDA® SIR (Serial InfraRed) signal mod- ulation and demodulation scheme. This chip is designed to work with Infineon IrDA compatible transceivers and all other IrDA compatible transceivers ...

Page 2

... IRM5000/7001 based port. Table 7 provides the Bill of Materials list to implement the port. Figures 15, 16, and 17 show the schematic, PCB front and the back side for an IRMS6118/IRM7001 based port. Table 8 provides the Bill of Materials list to implement the port. IRM7001 ...

Page 3

... ANAIN Function The IRM7001 can be used in conjunction with a microcontrol- ler/microprocessor that has a serial communication interface (UART). Prior to communication the processor selects the transmission baudrate by selecting appropriate levels on the A0-A2 lines. This process sets up the communication system to operate at the prescribed data rate. After this initial step, serial data can be transmitted or received at the prescribed data rate ...

Page 4

... The output fall time is the time taken for the outputs (RCV, IR_TXD) to fall from 90% of original value to 10% of final value. Max. Unit +7 +0 0.46 W 100 mA +85 °C +150 °C Typ. Max. Unit the time of the output reaching CC www.vishay.com 4 ...

Page 5

... DYN I 40 STAT I 2 DYN f 16xclk t 1630 mpw t 1630 1710 mpw C OUT R 114 152 DWN VIL_TRIG 0.7 0.8 VIH_TRIG 1.7 1.85 Max Unit Conditions 5 +85 ° 0. µ MHz ns 1730 256 KOhms 0.9 V 1.9 V www.vishay.com 5 ...

Page 6

... IR_TXD and IR_RCV pulses should be 3*(1/1.8432 MHz) = 1.63 µ S. The minimum pulse width that can be handled by the IRM7001 is 250ns, which is within the IRDA SIR specifications. Under normal circumstances using a 16XCLK clock that does not exceed 2 MHz, the minimum pulse width of IR_TXD should not be shorter than 1.63 µ ...

Page 7

... TXD IRTXD Figure 8. Decoding Scheme—Macro Perspective 16 Cycles 16 Cycles 16 XCLK 3 CS IRRXD RXD Figure 9. IrDA-SIR Decoding Scheme—Detailed Timing Diagram 16XCLK IRRXD RXD 16 Clock Cycles = 1 Bit Time 16 Cycles 16 Cycles 16 Cycles 16 Cycles www.vishay.com 7 ...

Page 8

... A2, A1, A0 and is always 6 clock cycles of the crystal, corresponding to the monoshot operation. 5 LED Anode 10K 0.1µF /NRST 3–Tx 2 TxD IRM7001 16XCLK 4–Tx 3 RCV 7 CLK_SEL 12–GND CRYSTAL CYCLES C2 C1 22µF 0.1µF ...

Page 9

... F 10K 12 9 /NRST PLSMD 13 9-POWERDWN 9-POWERDWN TxD IRM7001 RCV 10-CLK_SEL 7 CLK_SEL 1 3-16XCLK 16XCLK 15 OSCIN OCSOUT XTL R2 10MΩ 3.6864MHz C5 15pF C4 15pF 12- GND Figure 13. IRM5000/7001 Eval Board Looking from Front Side Quantity ...

Page 10

... GND Figure 16. IRMS6118/7001 Eval Board Looking from Front Side Quantity Note: For proper operation Pin 7 of IRM7001 should be connected to GND Figure 17. IRMS6118/7001 Eval Board Looking from Back Side 22µ ...

Page 11

... Electrostatic discharge protection: 4000 V for mono-supply voltage Electrostatic discharge protection: 2000 V for multi-supplies voltages E.S.D. sensitivity: MIL STD-883- 3015.7 Class 2 Specific requirements: environmental endurance A. Permanence of marking: MIL-STD-883 - Method 2015 B. Solderability: MIL-STD-883 - Method 2003 C. Resistance to soldering heat: MIL-STD-883 - Method 200 www.vishay.com 11 ...

Related keywords