PR31700 NXP Semiconductors, PR31700 Datasheet
PR31700
Related parts for PR31700
PR31700 Summary of contents
Page 1
... PR31700 32-bit RISC microprocessor Preliminary specification Supersedes data of 1997 Dec 15 Philips Semiconductors INTEGRATED CIRCUITS 1998 May 13 ...
Page 2
... Philips Semiconductors 32-bit RISC microprocessor GENERAL DESCRIPTION The PR31700 is a single-chip digital ASSP (Application Specific Stand Product) used in HPCs (Handheld Personal Computers), Palm-size PCs, Screenphones, Smartphones, and other vertical market applications in the mobile computing and communication markets. The PR31700 consists of system support logic, integrated with the PR3901 Processor Core designed by Philips Semiconductors ...
Page 3
... PHONE JACK 1998 May 13 1–2 PCMCIA SLOTS 32KHZ 32–BIT BUS ID ROM MAIN THERMISTOR T UCB1200 (ANALOG ASIC) 44–PIN QFP 3.3V DAA OR DAA Figure 1. System Block Diagram 3 Preliminary specification PR31700 1–64 MBYTES ROM 1–32 MBYTES(S) DRAM AC POWER ADAPTER SUPPLY BACKUP (LITHIUM) BETTY SN00183 ...
Page 4
... ADDR SYSTEM INTERFACE UNIT (SIU) MODULE ARBITRATION/ DMA/ADR DECODE DATA ADDR CHI MODULE IR MODULE UART MODULE (DUAL UART) SPI MODULE POWER MODULE INTERRUPT MODULE Figure 2. PR31700 Block Diagram 4 Preliminary specification PR31700 DATA TO MEMORY ADDR CONTROL TO HIGH SPEED SERIAL UART TO POWER ...
Page 5
... A(12:0) 16 D[8] 14 D[7] 2 D[0] CAS3* CAS HI* 195 CAS3* CAS2* CAS MH* 197 CAS2* CAS1* CAS ML* 198 CAS1* CAS0* CAS LO* 199 CAS0* 194 RAS0* RAS0* RAS* 169 WE* WE* WE* A[12:0] A(12:0) ADDR BIG ENDIAN Figure 3. Memory Connections 5 Preliminary specification PR31700 BANK0 16BIT DRAM DATA D(15:0) BANK1 32BIT DATA D(31:0) SN00185 ...
Page 6
... VDD 71 I TESTCPU 72 I TESTIN 73 O VIDDONE 74 I TESTAIU 75 VSS 76 I VCC3 77 O BC32K 78 VDD 79 I C32KlN 80 O C32KOUT 6 Preliminary specification PR31700 NO. I/O SIGNAL NAME 81 VSS 82 O PWRCS 83 I PWRlNT 84 I PWROK ONBUTN PON * 88 I CPURES 89 VDD 90 O DISPON ...
Page 7
... O RAS1 * 194 O RAS0 * * 195 O CAS3 (CAS0 ) 196 - VDD * * 197 O CAS2 (CAS1 ) * 8 198 O CAS1 (CAS2 ) 8 * 199 O CAS0 (CAS3 ) 200 - VSS 7 Preliminary specification PR31700 NO. I/O SIGNAL NAME 201 - VDD 202 O DCKE 203 - VSS 204 I DCLKIN 205 O DCLKOUT 206 - VDD 207 O DQMH 208 O DQML ...
Page 8
... ALE signal. For static devices, address bits 25:13 are provided by the external latch and address bits 12:0 (directly connected from PR31700’s address bus) are held afterward by PR31700 processor for the remainder of the address bus cycle. ...
Page 9
... VSTANDBY[ is stable. Once VSTANDBY is asserted, this signal should never go low unless all power is lost in the system. [VSTANDBY—This signal provides power for the PR31700 and other components in the system that must never lose power. This signal should always be asserted if there is eithr a good Main Backup Battery Battery Charger is plugged in. ...
Page 10
... SIBMCLK can be configured as a high-rate output master clock source required by certain external codec devices. In this mode all SIB clocks are synchronously slaved to the main PR31700 system clock CLK2X. Conversely, SIBMCLK can be configured as an input slave clock source. In this mode, all SIB clocks are derived from an external SIBMCLK oscillator source, which is asynchronous with respect to CLK2X ...
Page 11
... This pin is used to externally synchronize events to periods whenthe vido is not shifting. NAME I/O Endian Pin ENDIAN I This pin is used to select the endianess of the PR31700. The ”1” level input sets the endianess to the big endian, while the ”0” level input tot he little endian. NAME I/O Test Pins TESTSIU I This pin allows external logic to initiate read or write transactions to PR31700 registers ...
Page 12
... Philips Semiconductors 32-bit RISC microprocessor NAME I/O Power Supply Pins V (33 each) V These pins are the power pins for PR31700 and should be connected to the digital +3.3V power supply DD VSTANDBY. V (33 each) G These pins are the ground pins for PR31700 and should be connected to digital ground. SS NOTE: For some vendor-dependent implementations of PR31700, pin 131 may be used for a filter capacitor for the SYSCLK oscillator (capacitor connected between pin 131 and digital ground) ...
Page 13
... RISC microprocessor PIN USAGE INFORMATION This section contains tables summarizing various aspects of the pin usage for the PR31700. Table 1 lists the standard versus multi-function usage for each PR31700 pin, if applicable. Those signal names shown in parentheses are test signals for debugging purposes only ...
Page 14
... Philips Semiconductors 32-bit RISC microprocessor Table 1. PR31700 Standard and Multi-Function Pin Usage (Continued) Standard Function PR31700 pin (I = input output) DISPON DISPON (O) PWRCS PWRCS (O) PWRINT PWRINT (I) PWROK PWROK (I) ONBUTN ONBUTN (I) CPURES* CPURES* (I) PON* PON* (I) TXD TXD (O) RXD RXD (I) CS0* CS0* (O) CS1* CS1* (O) ...
Page 15
... Philips Semiconductors 32-bit RISC microprocessor Table 1. PR31700 Standard and Multi-Function Pin Usage (Continued) Standard Function PR31700 pin (I = input output) SIBSCLK SIBSCLK (O) SIBIRQ SIBIRQ (I) RXPWR RXPWR (O) CARDET CARDET (I) IROUT IROUT (O) IRIN IRIN (I) TESTAIU TESTAIU (I) TESTCPU TESTCPU (I) TESTIN TESTIN (I) VIDDONE VIDDONE (O) CARDREG* CARDREG*(O) ...
Page 16
... The ”PON* state” column defines the state of each pin at power-on reset (PON*). This condition is defined as initial power up of the PR31700, whereby the PR31700 is initialized and the PR31700 pins are reset to the state shown in the table. This state is entered after power is applied for the very first time (VSTANDBY is turned on but VCC3 is still turned off). ...
Page 17
... Philips Semiconductors 32-bit RISC microprocessor Table 2. PR31700 Power-Down Pin Usage Power-Down Control powerdown = (vccon & vcc3)* PR31700 pin D[31:0] MEMPOWERDOWN A[12:0] MEMPOWERDOWN ALE RD* POWERDOWN WE* MEMPOWERDOWN CAS0* (WE0*) MEMPOWERDOWN CAS1* (WE1*) MEMPOWERDOWN CAS2* (WE2*) MEMPOWERDOWN CAS3* (WE3*) MEMPOWERDOWN RAS0* MEMPOWERDOWN RAS1* (DCS1*) MEMPOWERDOWN DCS0* ...
Page 18
... Philips Semiconductors 32-bit RISC microprocessor Table 2. PR31700 Power-Down Pin Usage (Continued) Power-Down Control powerdown = (vccon & vcc3)* PR31700 pin MBUSDATA MODULE DISABLE MBUSINT TXD POWERDOWN & MIOPD[24] (0) RXD POWERDOWN & MIOPD[23] (1) CS0* POWERDOWN CS1* POWERDOWN & MIOPD[22] (1) CS2* POWERDOWN & MIOPD[21] (1) CS3* POWERDOWN & ...
Page 19
... Philips Semiconductors 32-bit RISC microprocessor Table 2. PR31700 Power-Down Pin Usage (Continued) Power-Down Control powerdown = (vccon & vcc3)* PR31700 pin CARDREG* POWERDOWN & MIOPD[11] (1) CARDIOWR* POWERDOWN & MIOPD[10] (1) CARDIORD* POWERDOWN & MIOPD[9] (1) CARD1CSL* POWERDOWN & MIOPD[8] (1) CARD1CSH* POWERDOWN & MIOPD[7] (1) CARD2CSL* POWERDOWN & MIOPD[6] (1) CARD2CSH* POWERDOWN & ...
Page 20
... Philips Semiconductors 32-bit RISC microprocessor FUNCTION SPECIFICATIONS OUTLINE The PR31700 consists of system support logic, integrated with the PR3901 Processor Core designed by Philips. For details of the system support logic and the PR3901 Processor Core, refer to the PR31700 User’s Manual. PR3901 PROCESSOR CORE ...
Page 21
... Philips Semiconductors 32-bit RISC microprocessor PERIPHERAL FUNCTIONS CLOCK GENERATOR The PR31700 uses an internal PLL and an external crystal oscillator to generate a clock with eight times the input clock frequency. The PLL oscillation can be halted externally to reduce power dissipation. WRITE BUFFER The PR31700 incorporates a four-stage write buffer. ...
Page 22
... SPI interface programmable SPI baud rate 1998 May 13 TIMER MODULE The PR31700 has a Timer Module with the following features. Real Time Clock (RTC) and Timer 40-bit counter (30.517 s granularity); maximum uninterrupted time = 388.36 days 40-bit alarm register (30.517 s granularity) 16-bit periodic timer (0.868 s granularity) ...
Page 23
... RECOMMENDED OPERATING CONDITIONS (GND) SS SYMBOL SYMBOL PARAMETER PARAMETER V Power supply voltage DD T Operating temperature range opr 1998 May 13 LIMITS V – 0 – –55 to +125 1 LIMITS MIN TYP 3.0 3.3 0 – 23 Preliminary specification PR31700 UNIT UNIT UNIT MAX 3 ...
Page 24
... V – 16mA – 3. –24mA V – 24mA – MAX; VIN = Preliminary specification PR31700 LIMITS UNIT UNIT TYP MAX 110 130 mA 10 100 A 20 120 A – – 0 – – 0 – ...
Page 25
... Crystal PARAMETER PARAMETER PR31700 C32KOUT RECOMMENDED 32.768kHz CRYSTAL KYOCERA CORPORATION: KF–38G 1 X TAL OUT Figure 5. 32 kHz Crystal PARAMETER PARAMETER 25 Preliminary specification PR31700 SN00191 RECOMMENDED VALUE UNIT UNIT MIN. MAX MHz 8.25 10 MHz SN00192 RECOMMENDED VALUE UNIT UNIT MIN ...
Page 26
... RISC microprocessor ELECTRICAL SPECIFICATIONS ( 3.3V Parameter Symbol Crystal stabilization time T STA–10M 9.216MHz Crystal stabilization time T STA–32k 32.768kHz PR31700 TIMING 0.8V DELAY OUTPUTS 0.8V CC INPUTS 0.2V CC 1998 May 13 Condition MIN 8.25MHz10MHz X’tal : AT–51 Cin = Cout = 10pF–33pF f = 32kHz X’tal : KF–38G Cin = Cout = 10pF–33pF 2 ...
Page 27
... Rising - Fatting - Rising - Falling - Rising - Falljng - Rising - Falling - Rising 1.5 Falling 1.5 Rising 1.5 Falling 1.5 Rising 1.5 Falling 1.5 Rising 1.5 Falling 1.5 Rising - Falling - - 1 27 Preliminary specification PR31700 MAX. Unit - 2 ...
Page 28
... DCLKOUT MEMORY OUTPUTS DCLKIN MEMORY INPUTS DCLKOUT DCLKIN 1998 May 13 Rising / Falling - - - - Figure 7. Memory Output and Clock Timing 5 6 Figure 8. Memory Input Timing 7 Figure 9. DCLKOUT to DCLKIN 28 Preliminary specification PR31700 MIN. MAX. Unit 2 SN00168 SN00169 SN00170 ...
Page 29
... Falling - Rising - Falling - Rising - Falling - Rising - Falling - Rising - Falling - Rising - Falling - - Preliminary specification PR31700 MAX. Unit - ...
Page 30
... CHI OUTPUTS Figure 12. CHICLK CHI INPUTS 1998 May CHI Output and Clock Timing (CHITXEDGE= Figure 11. CHI Input Timing (CHIRXEDGE=1) 7 CHI Output and Clock Timing (CHITXEDGE= Figure 13. CHI Input Timing (CHIRXEDGE=0) 30 Preliminary specification PR31700 SN00171 SN00172 SN00173 SN00174 ...
Page 31
... SIBMCLK SIBSCLK SIBSCLK SIB OUTPUTS SIBDIN 1998 May 13 Rising / Falling - - - Rising Falling Rising Falling Rising Falling - - Figure 14. SIB CLK Timing Figure 15. SIB Timing 31 Preliminary specification PR31700 MIN. MAX. Unit ...
Page 32
... SPICLK SPIOUT SPIIN 1998 May 13 Rising / Falling - - - Rising Falling Rising Falling - - - - Figure 16. SPI Timing (PHAPOL = Figure 17. SPI Timing (PHAPOL = 0) 32 Preliminary specification PR31700 MIN. MAX. Unit 120 - ns 120 - ns 250 - ...
Page 33
... Figure 19. 1998 May 13 Rising / Falling - - - - - - - Figure 18. Video Timing, 4-Bit Non-Split LCD 6 7 Video Data Timing, 4-Bit Split LCD and 8-Bit Non-Split LCD 33 Preliminary specification PR31700 MIN. MAX. Unit 100 1600 ns 100 3200 ns 100 3200 ns 100 3200 ...
Page 34
... ONBUTN CPU RESET CHARACTERISTIC Item Parameter 1 CPURES* low time CPURES* 1998 May 13 Rising / Falling - - 1 2 Figure 20. Power On Timing Diagram Rising / Falling - 1 Figure 21. CPU Reset Timing Diagram 34 Preliminary specification PR31700 MIN. MAX. Unit SN00181 MIN. MAX. Unit SN00182 ...
Page 35
... Philips Semiconductors 32-bit RISC microprocessor LQFP208: 208-PIN PLASTIC LOW PROFILE QUAD FLAT PACKAGE 1998 May 13 35 Preliminary specification PR31700 ...
Page 36
... Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors 1998 May 13 [1] Copyright Philips Electronics North America Corporation 1998 Document order number: 36 Preliminary specification PR31700 All rights reserved. Printed in U.S.A. Date of release: 05-98 9397 750 03867 ...