NSBMC096-16 National Semiconductor Corporation, NSBMC096-16 Datasheet
NSBMC096-16
Related parts for NSBMC096-16
NSBMC096-16 Summary of contents
Page 1
... NSBMC096-16 -25 -33 Burst Memory Controller General Description The NSBMC096 Burst Memory Controller is an integrated circuit which implements all aspects of DRAM control for high performance systems using an i960 SuperScalar Embedded Processor The NSBMC096 is func- tionally equivalent to the V96BMC TM The extremely high instruction rate achieved by these proc- ...
Page 2
... Logic and Connection Diagrams TL V 11805 – 2 Order Number NSBMC096VF See Package Number VF132A 11805 – 3 ...
Page 3
Pin Descriptions Pin Signal Name 1 A14 2 A15 3 A16 A17 6 A19 7 A20 8 A18 9 A21 10 A24 11 A22 12 A23 13 A26 14 A25 15 A27 19 A31 20 A28 ...
Page 4
Pin Descriptions (Continued) i960 CA CF INTERFACE The following pins are functionally equivalent to those on the i960 CA CF from which their names are taken Like named pins on the i960 CA CF and the NSBMC960 are to Pin ...
Page 5
Pin Descriptions (Continued) MEMORY INTERFACE The NSBMC960 is designed to drive a memory array orga- nized as 2 leaves each of 32 bits The address and control signals for the memory array are output through high current Pin A(A B)0 ...
Page 6
Functional Description PRODUCT OVERVIEW The NSBMC960 couples the i960 CA CF interface to DRAM access protocols generates bus buffer and data multiplexor controls and incorporates system and bus moni- tor timing resources These functional elements are shown in Figure 1 ...
Page 7
... Functional Description (Continued) BLOCK ADDRESS FIELD Once configured a NSBMC096 responds to access re- quests within the programmed block address range The programmed value sets the starting address of the block while the size of the block is determined by the DRAM size FIGURE 3 Configuration Register Control Fields ...
Page 8
... Access made to a region configured for external ready can hang the processor if for some reason READY is not returned to ter- minate the access The NSBMC096 can detect such a con- dition and if the bus watch feature is enabled will return READY and BERR ...
Page 9
... The third field is the Iow two bits of the refresh rate The NSBMC096 has been designed such that if any of the bits in the operation control field is written with a ‘‘1’’ ac- ...
Page 10
... Connection of the NSBMC096 to the i960 CA CF processor is accomplished simply by wiring together pins with the same names The only exceptions are READY and BTERM If the NSBMC096 is the only device that generates these two signals they can be connected directly to the appropri- FIGURE 4 Possible System Interconnection using V96BMC ...
Page 11
... ARA lay) Two simple access cycles are shown in the diagram The first is a read cycle that assumes that the NSBMC096 was idle prior to the start of the cycle the second is backed onto the first to show the effect of RAS pre-charge imposed ...
Page 12
Timing Parameters (Continued) FIGURE 6 Basic Access Timing FIGURE 7 Burst Access Timing 11805 – 11805 – 10 ...
Page 13
Timing Parameters (Continued) FIGURE 8 Burst Access w t PCache Hit Figures 8 and 9 show the sequence of events that can oc- cur when PCache is enabled The sequence in Figure 8 shows two back-to-back bursts in the same ...
Page 14
Absolute Maximum Ratings If Military Aerospace specified devices are required please contact the National Semiconductor Sales Office Distributors for availability and specifications Supply Voltage ( Input Voltage ( Input ...
Page 15
AC Timing Parameters (Unless otherwise stated V Symbol Description 1 t Address Strobe Setup Time ADSU 2 t Address Strobe Hold Time ADH 3 t Synchronous Input Setup Synchronous Input Hold BLAST Input Setup ...
Page 16
... Intel i960 ERRATUM 2 When the NSBMC096 is programmed for extended timing mode operation back to back memory read cycles will fail RECOMMENDED FIX Program the i960CA CF memory region for the NSBMC096 to insert one wait state following each memory access ( Set N 1) XDA ...
Page 17
17 ...
Page 18
... Italiano National does not assume any responsibility for use of any circuitry described no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications Order Number NSBMC096VF NS Package Number VF132A 2 A critical component is any component of a life ...