PIC16C926 Microchip Technology Inc., PIC16C926 Datasheet - Page 55
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16C926
Manufacturer Part Number
PIC16C926
Description
64/68-pin Cmos Microcontrollers With Lcd Driver
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16C926.pdf
(182 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16C926-I/L
Manufacturer:
Microchip Technology
Quantity:
135
Company:
Part Number:
PIC16C926-I/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16C926-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16C926/CL
Manufacturer:
MICROCH
Quantity:
20 000
Company:
Part Number:
PIC16C926T-I/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16C926T-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
8.0
The CCP (Capture/Compare/PWM) module contains a
16-bit register which can operate as a 16-bit capture
register, as a 16-bit compare register, or as a PWM
master/slave duty cycle register. Table 8-1 shows the
timer resources used by the CCP module.
The Capture/Compare/PWM Register1 (CCPR1) is
comprised of two 8-bit registers: CCPR1L (low byte)
and CCPR1H (high byte). The CCP1CON register con-
trols the operation of CCP1. All three are readable and
writable.
REGISTER 8-1:
2001 Microchip Technology Inc.
CAPTURE/COMPARE/PWM
(CCP) MODULE
bit 7-6
bit 5-4
bit 3-0
CCP1CON REGISTER (ADDRESS 17h)
Unimplemented: Read as '0'
CCP1X:CCP1Y: PWM Least Significant bits
Capture mode:
Unused
Compare mode:
Unused
PWM mode:
These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
CCP1M3:CCP1M0: CCP1 Mode Select bits
0000 = Capture/Compare/PWM disabled (resets CCP1 module)
0100 = Capture mode, every falling edge
0101 = Capture mode, every rising edge
0110 = Capture mode, every 4th rising edge
0111 = Capture mode, every 16th rising edge
1000 = Compare mode, set output on match (bit CCP1IF is set)
1001 = Compare mode, clear output on match (bit CCP1IF is set)
1010 = Compare mode, generate software interrupt-on-match (bit CCP1IF is set, CCP1 pin is
1011 = Compare mode, trigger special event (CCP1IF bit is set; CCP1 resets TMR1)
11xx = PWM mode
bit 7
Legend:
R = Readable bit
- n = Value at POR
U-0
—
unaffected)
U-0
—
CCP1X
R/W-0
Preliminary
W = Writable bit
’1’ = Bit is set
CCP1Y
R/W-0
Register 8-1 shows the CCP1CON register.
For use of the CCP module, refer to the Embedded
Control Handbook, “Using the CCP Modules” (AN594).
TABLE 8-1:
CCP Mode
CCP1M3
Compare
R/W-0
Capture
U = Unimplemented bit, read as ‘0’
’0’ = Bit is cleared
PWM
PIC16C925/926
CCP MODE - TIMER
RESOURCE
CCP1M2
R/W-0
CCP1M1
x = Bit is unknown
Timer Resource
R/W-0
DS39544A-page 53
Timer1
Timer1
Timer2
CCP1M0
R/W-0
bit 0