CDK1305 Cadeka Microcircuits LLC., CDK1305 Datasheet
CDK1305
Related parts for CDK1305
CDK1305 Summary of contents
Page 1
... CMOS processing technologies to achieve its advanced performance. Inputs and outputs are TTL/CMOS-compatible to interface with TTL/CMOS logic systems. Output data format is straight binary. The CDK1305 is available in 28-lead SOIC and 32-lead small (7mm square) TQFP packages over the commercial temperature range. Pb-Free RoHS Compliant ...
Page 2
... Reference Low Sense Reference Low Force Calibration Reference Analog Input Analog V DD Digital V DD Digital Ground Input Clock ƒ (TTL) CLK Output Enable Tri-State Data Output, (D0 = LSB) Tri-State Output Overrange Data Valid Output Digital Output Supply Digital Output Ground No Connect CDK1305 www.cadeka.com 2 ...
Page 3
Data Sheet Absolute Maximum Ratings The safety of the device is not guaranteed when it is operated above the “Absolute Maximum Ratings”. The device should not be operated at these “absolute” limits. Adhere to the “Recommended Operating Conditions” for proper ...
Page 4
Data Sheet Electrical Characteristics ( Min A Max DD DD symbol parameter Resolution DC Performance DLE Differential Linearity Error (1) ILE Integral Linearity Error (1) No Missing Codes Analog Input ...
Page 5
Data Sheet Electrical Characteristics ( Min A Max DD DD symbol parameter SFDR Spurious Free Dynamic Range Differential Phase Differential Gain Digital Inputs Logic “1“ Voltage (1) Logic “0“ Voltage ...
Page 6
Data Sheet Typical Performance Characteristics ( Min A Max DD DD performance vs. sample rate 63 62 THD SNR 57 SINAD 56 55 ƒ = 1MHz ...
Page 7
Data Sheet Specification Definitions aperture Delay Aperture delay represents the point in time, relative to the rising edge of the CLOCK input, that the analog input is sampled. aperture Jitter The variations in aperture delay for successive samples. Differential Gain ...
Page 8
... Figure 2. Timing Diagram 2 ©2008 CADEKA Microcircuits LLC Description Conversion Time CLK Period CLK High Duty Cycle CLK Low Duty Cycle CLK to Output Delay (15pF load) CLK to DAV CDK1305 Figure 3. Typical Interface Circuit Diagram Table 1. Timing Parameters sym Min typ Max units ...
Page 9
... Voltage Reference The CDK1305 requires the use of a single external voltage reference for driving the high side of the reference ladder. It must be within the range 5V. The lower side of the ladder is typically tied to AGND (0 ...
Page 10
... The drive requirements for the analog inputs are very minimal when compared to most other converters due to the CDK1305 extremely low input capacitance of only 5pF and very high input resistance of 50kΩ. The analog input should be protected through a series resistor and diode clamping circuit as shown in Figure 7. ...
Page 11
... LSB. When this condition occurs, D10 will switch to logic 1. All other data outputs (D0 to D9) will remain at logic 1 as long as D10 remains at logic 1. This feature makes it possible to include the CDK1305 in higher resolution systems. Evaluation Board The TBD evaluation board is available to aid designers in demonstrating the full performance of the CDK1305 ...
Page 12
... CADEKA; nor does the purchase, lease, or use of a product or service from CADEKA convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of CADEKA or of third parties. Copyright ©2008 by CADEKA Microcircuits LLC. All rights reserved. Symbol ...