CS61574A Cirrus Logic, Inc., CS61574A Datasheet - Page 6

no-image

CS61574A

Manufacturer Part Number
CS61574A
Description
T1/E1 LINE INTERFACE
Manufacturer
Cirrus Logic, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS61574A-1212
Manufacturer:
CRYSTAL
Quantity:
20 000
Part Number:
CS61574A-IC1
Manufacturer:
CRYSTAL
Quantity:
402
Part Number:
CS61574A-IH
Manufacturer:
CRYSTAL
Quantity:
1 100
Part Number:
CS61574A-IL
Manufacturer:
CRYSTAL
Quantity:
11 698
Part Number:
CS61574A-IL1
Manufacturer:
CSI
Quantity:
5 530
Part Number:
CS61574A-IL1
Manufacturer:
CSI
Quantity:
6 100
Part Number:
CS61574A-IL1
Manufacturer:
CRYSTAL
Quantity:
862
Part Number:
CS61574A-IL1
Manufacturer:
CRYSTRL
Quantity:
20 000
Part Number:
CS61574A-IL1Z
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS61574A-IL1ZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS61574A-IP1
Manufacturer:
CRYSTAL
Quantity:
546
Part Number:
CS61574A-IP1
Manufacturer:
CRYSTAL
Quantity:
8 000
Part Number:
CS61574A-IP1
Manufacturer:
CS
Quantity:
20 000
T1 SWITCHING CHARACTERISTICS
GND = 0V; Inputs: Logic 0 = 0V, Logic 1 = RV+; See Figures 1, 2, & 3)
Notes: 29. The transmitted pulse width does not depend on the TCLK duty cycle.
E1 SWITCHING CHARACTERISTICS
GND = 0V; Inputs: Logic 0 = 0V, Logic 1 = RV+; See Figures 1, 2, & 3)
6
Crystal Frequency
TCLK Frequency
TCLK Pulse Width
ACLKI Duty Cycle
ACLKI Frequency
RCLK Duty Cycle
Rise Time, All Digital Outputs
Fall Time, All Digital Outputs
TPOS/TNEG (TDATA) to TCLK Falling Setup Time
TCLK Falling to TPOS/TNEG (TDATA) Hold Time
RPOS/RNEG Valid Before RCLK Falling
RDATA Valid Before RCLK Falling
RPOS/RNEG Valid Before RCLK Rising
RPOS/RNEG Valid After RCLK Falling
RDATA Valid After RCLK Falling
RPOS/RNEG Valid After RCLK Rising
Crystal Frequency
TCLK Frequency
TCLK Pulse Width
ACLKI Duty Cycle
ACLKI Frequency
RCLK Duty Cycle
Rise Time, All Digital Outputs
Fall Time, All Digital Outputs
TPOS/TNEG (TDATA) to TCLK Falling Setup Time
TCLK Falling to TPOS/TNEG (TDATA) Hold Time
RPOS/RNEG Valid Before RCLK Falling
RDATA Valid Before RCLK Falling
RPOS/RNEG Valid Before RCLK Rising
RPOS/RNEG Valid After RCLK Falling
RDATA Valid After RCLK Falling
RPOS/RNEG Valid After RCLK Rising
30. ACLKI provided by an external source or TCLK.
31. RCLK duty cycle will be 62.5% or 37.5% when jitter attenuator limits are reached.
32. At max load of 1.6 mA and 50 pF.
33. Host Mode (CLKE = 1).
34. Extended Hardware Mode.
35. Hardware Mode, or Host Mode (CLKE = 0).
Parameter
Parameter
(Note 32)
(Note 33)
(Note 34)
(Note 35)
(Note 32)
(Note 33)
(Note 34)
(Note 35)
(Note 26)
(Note 29)
(Note 30)
(Note 31) t
(Note 32)
(Note 33)
(Note 34)
(Note 35)
(Note 26)
(Note 29)
(Note 30)
(Note 31) t
(Note 32)
(Note 33)
(Note 34)
(Note 35)
(TA = -40 C to 85 C; TV+, RV+ = 5.0V 5%;
(TA = -40 C to 85 C; TV+, RV+ = 5.0V 5%;
t
t
pwh3
pwh1
pwh3
pwh1
Symbol
Symbol
t
t
f
f
pwh2
t
t
t
t
pwh2
t
t
t
t
f
f
aclki
aclki
t
t
t
t
t
t
t
t
su2
su1
su1
su1
su2
su1
su1
su1
tclk
tclk
f
h2
h1
h1
h1
f
h2
h1
h1
h1
t
t
t
t
c
c
r
f
r
f
/t
/t
/t
/t
pw3
pw1
pw3
pw1
Min
150
150
150
150
150
150
150
Min
150
100
100
100
100
100
100
40
45
25
25
40
45
25
25
-
-
-
-
-
-
-
-
-
-
6.176000
8.192000
CS61574A CS61575
1.544
1.544
2.048
2.048
Typ
274
274
274
274
274
274
Typ
194
194
194
194
194
194
50
50
-
-
-
-
-
-
-
-
-
-
-
-
Max
Max
500
340
60
55
85
85
60
55
85
85
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
DS154F2
Units
Units
MHz
MHz
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
%
%
%
%

Related parts for CS61574A