M25P40 Numonyx, B.V., M25P40 Datasheet - Page 51

no-image

M25P40

Manufacturer Part Number
M25P40
Description
4 Mbit, low voltage, serial Flash memory with 50 MHz SPI bus interface
Manufacturer
Numonyx, B.V.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25P40
Manufacturer:
ST
0
Part Number:
M25P40-ALTERAP
Manufacturer:
ST
0
Part Number:
M25P40-AVMN6
Manufacturer:
ST
0
Part Number:
M25P40-NMP6G
Manufacturer:
ST
0
Part Number:
M25P40-VMB3TPB
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
M25P40-VMB6T
Manufacturer:
ST
0
Part Number:
M25P40-VMB6TP
Manufacturer:
ST
Quantity:
20 000
Part Number:
M25P40-VMB6TPB
Manufacturer:
MICROCHIP
Quantity:
1 200
Part Number:
M25P40-VMB6TPB
Manufacturer:
ST
Quantity:
15 600
Part Number:
M25P40-VMB6TPB
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
M25P40-VMC6TGB
Manufacturer:
MICRON
Quantity:
1 001
Part Number:
M25P40-VMC6TPB
Manufacturer:
MITSUBISHI
Quantity:
159
Company:
Part Number:
M25P40-VMN
Quantity:
88
Part Number:
M25P40-VMN3TP
Manufacturer:
MICRON
Quantity:
67
M25P40
Table 25.
15-May-2007
22-Dec-2005
18-Dec-2006
24-Oct-2005
14-Apr-2006
05-Jun-2006
25-Jan-2007
Date
Document revision history (continued)
Revision
7.0
8.0
10
11
12
13
9
50 MHz operation added (see
operation, device grade 6, V
ECOPACK®. Blank option removed from under
Table 24: Ordering information
VFQFPN, silhouette and package mechanical drawing updated (see
page 1
Quad Flat Package No lead, 6 × 5 mm, package
Note
t
operation, device grade 6, V
Read Identification (RDID)
corrected.
The data contained in
preliminary data.
Figure 3: Bus Master and memory devices on the SPI bus
Note 2
40 MHz frequency condition modified for I
characteristics (device grade
Table 16: Instruction times (device grade 3)
Condition changed for the Data Retention parameter in
retention and
Table 8: Power-up timing and V
SO8 package specifications updated (see
/X
t
“X” process technology in
SO8 Narrow package specifications updated (see
Table
Hardware Write Protection feature added
Section 2.7: V
Figure 3: Bus Master and memory devices on the SPI bus
note 2 removed and replaced by explanatory paragraph.
WIP bit behavior specified at Power-up in
Power-down. T
max modified.
VFQFPN8 package specifications updated (see
V
Table 21: AC characteristics (33 MHz operation, device grade 6, VCCmin
=2.3 V) added.
Table 18: Which AC characteristics to use?
40 MHz removed.
40 MHz operation added (see
operation, device grade 6, V
Removed the note below
Removed “AC characteristics (33 MHz operation, device grade 6,
VCCmin =2.3 V)” Table.
RES1
RES1
CC
Process
voltage range from W17 2007 is extended to 2.3 V to 3.6 V.
2
and t
and t
22).
added below
added.
and
RES2
RES2
added to
Figure 27: VFQFPN8 (MLP8) 8-lead Very thin Fine pitch
endurance. V
CC
LEAD
parameter timings changed for devices produced with the
modified in
supply voltage
added to
Figure 26
Table 24: Ordering information
Table
Table 10.
Table 19
added. Titles of
WI
Table 20: AC characteristics (50 MHz
CC
CC
CC
11,
3).
Table 9: Absolute maximum ratings
parameter for device grade 3 added to
Table 20: AC characteristics (50 MHz
Table 21: AC characteristics (40 MHz
and note
scheme. MLP package renamed as
WI
min = 2.7
min = 2.7
min = 2.3
Changes
Table 16
and
threshold.
and
Section 2.8: V
Table
1
and
V)). All packages are
V).
V).
CC3
on page
Section 7: Power-up and
added below
Figure 26
Figure 27
added. AC characteristics at
shows preliminary data.
Table 19
19.
in
Plating technology
Table 23
Table 14: DC
outline.
Figure 26
1. Small text changes.
SS
scheme.
and
and
ground
Revision history
is no longer
Table 11: Data
Figure 27
Table
and
Table 23
modified and
modified,
and
added.
Figure
22).
and V
in
51/53
27).
on
IO

Related parts for M25P40