N74F827D,602 NXP Semiconductors, N74F827D,602 Datasheet

IC BUFF DVR TRI-ST 10BIT 24SOICW

N74F827D,602

Manufacturer Part Number
N74F827D,602
Description
IC BUFF DVR TRI-ST 10BIT 24SOICW
Manufacturer
NXP Semiconductors
Series
74Fr
Datasheet

Specifications of N74F827D,602

Logic Type
Buffer/Line Driver, Non-Inverting
Number Of Elements
1
Number Of Bits Per Element
10
Current - Output High, Low
24mA, 64mA
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
24-SOIC (7.5mm Width)
Logic Family
F
Number Of Channels Per Chip
10
Polarity
Non-Inverting
Supply Voltage (max)
5.5 V
Supply Voltage (min)
4.5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
High Level Output Current
- 24 mA
Low Level Output Current
64 mA
Minimum Operating Temperature
0 C
Number Of Lines (input / Output)
10 / 10
Output Type
3-State
Propagation Delay Time
17 ns at 5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
933861370602
N74F827D
N74F827D
1. General description
2. Features
3. Ordering information
Table 1.
Type number
N74F827D
N74F827DB
Ordering information
Package
Temperature range Name
0 C to 70 C
0 C to 70 C
The 74F827 10-bit buffer, provides high performance bus interface buffering for wide
data/address paths or buses carrying parity. The device has NOR output enables (OE0,
OE1) for maximum control flexibility.
I
I
I
I
I
I
I
74F827
10-bit buffer/line driver; non-inverting; 3-state
Rev. 04 — 29 January 2010
High impedance NPN base inputs for reduced loading (20 A input current in HIGH
and LOW states)
I
Ideal for high speed, light bus loading with increased fan-in
Controlled rise and fall times to minimize ground bounce
Glitch-free power-up in 3-state
Flow-through pinout architecture for microprocessor oriented applications
Output sink capability, I
IL
= 20 A compared to 600 A in FAST family specification
SO24
SSOP24
Description
plastic small outline package; 24 leads;
body width 7.5 mm
plastic shrink small outline package; 24 leads;
body width 5.3 mm
OL
= 64 mA
Product data sheet
Version
SOT137-1
SOT340-1

Related parts for N74F827D,602

N74F827D,602 Summary of contents

Page 1

Rev. 04 — 29 January 2010 1. General description The 74F827 10-bit buffer, provides high performance bus interface buffering for wide data/address paths or buses carrying parity. The device has NOR output enables (OE0, ...

Page 2

... NXP Semiconductors 4. Functional diagram OE0 13 OE1 Fig 1. Logic symbol A0 1 OE0 13 OE1 Y0 Fig 3. Logic diagram 74F827_4 Product data sheet 001aae885 Fig Rev. 04 — 29 January 2010 10-bit buffer/line driver; non-inverting; 3-state 1 & EN1 001aae886 IEC logic symbol 001aae887 © NXP B.V. 2010. All rights reserved. ...

Page 3

... NXP Semiconductors 5. Pinning information 5.1 Pinning Fig 4. Pin configuration 5.2 Pin description Table 2. Pin description Symbol Pin OE0 10, 11 GND 12 OE1 23, 22, 21, 20, 19, 18, 17, 16, 15, 14 data output [1] One FAST Unit Load (UL) is defined as 20 74F827_4 Product data sheet 10-bit buffer/line driver; non-inverting; 3-state ...

Page 4

... NXP Semiconductors 6. Functional description 6.1 Function table [1] Table 3. Function selection Input OEn [ HIGH voltage level LOW voltage level don’t care high-impedance OFF-state. 7. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter V supply voltage ...

Page 5

... NXP Semiconductors 9. Static characteristics Table 6. Static characteristics Symbol Parameter V input clamping voltage IK V HIGH-level output OH voltage V LOW-level output OL voltage I input leakage current I I HIGH-level input current LOW-level input current IL I OFF-state output current output current O I supply current CC [1] All typical values are measured at V [2] Not more than one output should be tested at a time, and the duration of the test should not exceed one second ...

Page 6

... NXP Semiconductors Table 7. Dynamic characteristics GND = 0 V; for test circuit, see Figure Symbol Parameter Conditions t HIGH to LOW An to Yn; see PHL propagation delay t OFF-state to HIGH OEn to Yn; see PZH propagation delay t OFF-state to LOW OEn to Yn; see PZL propagation delay t HIGH to OFF-state OEn to Yn; see ...

Page 7

... NXP Semiconductors OEn input output LOW-to-OFF OFF-to-LOW output HIGH-to-OFF OFF-to-HIGH and V are typical voltage output levels that occur with the output load Fig 6. Propagation delay 3-state output enable time to LOW-level and output disable time from LOW-level 74F827_4 Product data sheet 10-bit buffer/line driver ...

Page 8

... NXP Semiconductors negative V M pulse positive V M pulse Input pulse definition Test data and V levels are given in EXT R = Load resistance Load capacitance including jig and probe capacitance Termination resistance should be equal to output impedance Test voltage for switching times. EXT Fig 7. Test circuit for measuring switching times Table 8 ...

Page 9

... NXP Semiconductors 12. Package outline SO24: plastic small outline package; 24 leads; body width 7 pin 1 index 1 e DIMENSIONS (inch dimensions are derived from the original mm dimensions) A UNIT max. 0.3 2.45 2.65 mm 0.25 0.1 2.25 0.012 0.096 0.1 inches 0.01 0.004 0.089 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. ...

Page 10

... NXP Semiconductors SSOP24: plastic shrink small outline package; 24 leads; body width 5 pin 1 index 1 DIMENSIONS (mm are the original dimensions) A UNIT max. 0.21 1. 0.25 0.05 1.65 Note 1. Plastic or metal protrusions of 0.2 mm maximum per side are not included. OUTLINE VERSION IEC SOT340-1 Fig 9. Package outline SOT340-1 (SSOP24) ...

Page 11

... Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • DIP 24 (SOT222-1) package removed from 12 “Package outline” ...

Page 12

... Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice ...

Page 13

... NXP Semiconductors 17. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 3 Ordering information . . . . . . . . . . . . . . . . . . . . . 1 4 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 5 Pinning information . . . . . . . . . . . . . . . . . . . . . . 3 5.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 5.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3 6 Functional description . . . . . . . . . . . . . . . . . . . 4 6.1 Function table . . . . . . . . . . . . . . . . . . . . . . . . . . 4 7 Limiting values Recommended operating conditions Static characteristics Dynamic characteristics . . . . . . . . . . . . . . . . . . 5 11 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 12 Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 9 13 Abbreviations ...

Related keywords