74LVC245ABQ,115 NXP Semiconductors, 74LVC245ABQ,115 Datasheet - Page 3
![IC TRANSCVR TRI-ST 8BIT 20QFN](/photos/7/6/70661/568-20-dhvqfn_sot764_sml.jpg)
74LVC245ABQ,115
Manufacturer Part Number
74LVC245ABQ,115
Description
IC TRANSCVR TRI-ST 8BIT 20QFN
Manufacturer
NXP Semiconductors
Series
74LVCr
Datasheet
1.74LVC245APW118.pdf
(17 pages)
Specifications of 74LVC245ABQ,115
Logic Type
Transceiver, Non-Inverting
Package / Case
20-VQFN Exposed Pad, 20-HVQFN, 20-SQFN, 20-DHVQFN
Number Of Elements
1
Number Of Bits Per Element
8
Current - Output High, Low
24mA, 24mA
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Logic Family
74LVC
Number Of Channels Per Chip
8
Input Level
LVTTL
Output Level
LVTTL
Output Type
3-State
High Level Output Current
- 24 mA
Low Level Output Current
24 mA
Propagation Delay Time
2.9 ns
Supply Voltage (max)
3.6 V
Supply Voltage (min)
1.2 V
Maximum Operating Temperature
+ 125 C
Function
Bus Transceiver
Input Bias Current (max)
40 uA
Maximum Power Dissipation
500 mW
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Polarity
Non-Inverting
Number Of Circuits
8
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
568-3012-2
935273595115
935273595115
NXP Semiconductors
5. Pinning information
Table 2.
74LVC_LVCH245A_5
Product data sheet
Symbol
DIR
A0 to A7
GND
B0 to B7
OE
V
Fig 3.
CC
Pin configuration for SO20 and (T)SSOP20
Pin description
GND
DIR
A0
A1
A2
A3
A4
A5
A6
A7
10
5.1 Pinning
1
2
3
4
5
6
7
8
9
5.2 Pin description
Pin
1
2, 3, 4, 5, 6, 7, 8, 9
10
18, 17, 16, 15, 14, 13, 12, 11
19
20
74LVCH245A
74LVC245A
001aak292
20
19
18
17
16
15
14
13
12
11
V
OE
B0
B1
B2
B3
B4
B5
B6
B7
CC
Rev. 05 — 25 August 2009
Description
direction control
data input/output
ground (0 V)
data input/output
output enable input (active LOW)
supply voltage
74LVC245A; 74LVCH245A
Fig 4.
(1) The die substrate is attached to this pad using
conductive die attach material. It can not be used as a
supply pin or input.
Pin configuration for DHVQFN20 and
DHXQFN20U
index area
terminal 1
A0
A1
A2
A3
A4
A5
A6
A7
Transparent top view
2
3
4
5
6
7
8
9
74LVCH245A
Octal bus transceiver; 3-state
74LVC245A
GND
(1)
19
18
17
16
15
14
13
12
© NXP B.V. 2009. All rights reserved.
001aak293
OE
B0
B1
B2
B3
B4
B5
B6
3 of 17