AD9889KSTZ-80 Analog Devices Inc, AD9889KSTZ-80 Datasheet - Page 33

no-image

AD9889KSTZ-80

Manufacturer Part Number
AD9889KSTZ-80
Description
TRANSMITTER HDMI/DVI 80-LQFP
Manufacturer
Analog Devices Inc
Type
HDMI, DVI Transmitterr
Datasheet

Specifications of AD9889KSTZ-80

Applications
Recorders, Set-Top Boxes
Mounting Type
Surface Mount
Package / Case
80-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9889KSTZ-80
Manufacturer:
AD
Quantity:
8 000
Part Number:
AD9889KSTZ-80
Manufacturer:
ADI/亚德诺
Quantity:
20 000
2-WIRE SERIAL CONTROL REGISTER DETAIL CHIP IDENTIFICATION
0x00—Bits[7:0] Chip Revision
An 8-bit register that represents the silicon revision.
0x01—Bits[3:0] N[19:16]
These are the most significant four bits of a 20-bit word used
along with the 20-bit CTS term in the receiver to regenerate the
audio clock.
0x02—Bits[7:0] N[15-8]
0x03—Bits[7:0] [(7-0]
0x04—Bits[3:0] CTS_Int[19:16]
These are the most significant four bits of a 20-bit word used
along with the 20-bit N term in the receiver to regenerate the
audio clock. This is the measured or internal CTS. The internal
or external CTS can be selected via R0x0A Bit 7.
0x05—Bits[7:0] CTS_Int[15:8]
0x06—Bits[7:0] CTS_In[7:0]
0x07—Bits[3:0] CT_Ext[19:16])
These are the most significant four bits of a 20-bit word used
along with the 20-bit N term in the receiver to regenerate the
audio clock. This is the external CTS. The internal or external
CTS can be selected via R0x0A Bit 7.
0x08—Bits[7:0] CTS_Ext[15:8]
0x09—Bits[7:0] CTS_Ext[7:0]
0x0A—Bits[7] CTS_Sel
When internal CTS is selected, the CTS is calculated by the
AD9889.
0x0A—Bits[6:5] Avg_Mode
0x0A—Bit[4] Audio_Sel
0 = internal CTS
1 = external CTS
00 = no filter
01 = divide by 4
10 = divide by 8
11 = divide by 16
Default = 10
0 = I
1 = S/PDIF
Default = 0
2
S
Rev. 0 | Page 33 of 48
0x0A—Bit[3] MCLK_SP
If MCLK is available for S/PDIF, it is used for bit recovery;
otherwise, internal circuitry is used.
0x0A—Bit[2] MCLK_I
If MCLK is available for I
otherwise, internal circuitry is used.
0x0A—Bits[1:0] MCLK_Ratio
0x0B—Bit[6] MCLK_ Pol
0x0B—Bit[5] Flat_Line
0x0C—Bits[5:2] I
0x0C—Bits[1:0] I
0x0D—Bits[4:0] I
For right-justified audio only. Default is 11000 (24). Not valid
for widths greater than 24.
0x0E—Bits[5:3] SUBPKT0_L_src
Source of audio subpacket 0 (left channel) data. Default
is 000.
1 = MCLK active
0 = MCLK inactive
Default = 0
1 = I
0 = I
Default = 0
00 = ×128 fs
01 = ×256 fs
10 = ×384 fs
11 = ×512 fs
Default = 01
0 = rising edge
1 = falling edge
Default = 0
1 = flat line audio (audio sample not valid)
0 = normal
Default = 0
0001 = I
0010 = I
0100 = I
1000 = I
Default = 1111 for all
00 = standard I
01 = right-justified I
10 = left-justified I
11 = raw IEC60958 mode
Default = 00
2
2
S MCLK active
S MCLK inactive
2
2
2
2
S0
S1
S2
S3
2
2
2
S enable
S Format
2
S bit width
S mode
2
2
S mode
S
2
2
S, it is used for bit recovery;
S mode
AD9889

Related parts for AD9889KSTZ-80