ST72361K6 STMicroelectronics, ST72361K6 Datasheet - Page 41

no-image

ST72361K6

Manufacturer Part Number
ST72361K6
Description
8-bit MCU
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST72361K6

Hdflash Endurance
100 cycles, data retention 40 years at 85°C
5 Power Saving Modes
Halt, Auto Wake Up From Halt, Active Halt, Wait and Slow
POWER SAVING MODES (Cont’d)
Figure 27. ACTIVE HALT Timing Overview
Figure 28. ACTIVE HALT Mode Flow-chart
(Active Halt enabled)
(AWUCSR.AWUEN=0)
INSTRUCTION
HALT INSTRUCTION
RUN
N
(MCCSR.OIE=1)
HALT
INTERRUPT
ACTIVE
HALT
Y
DELAY (AFTER RESET)
256 OR 4096 CYCLE
INTERRUPT
3)
RESET
256 OR 4096 CPU CLOCK
OR SERVICE INTERRUPT
FETCH RESET VECTOR
OR
OSCILLATOR
PERIPHERALS
CPU
I[1:0] BITS
OSCILLATOR
PERIPHERALS
CPU
I[1:0] BITS
OSCILLATOR
PERIPHERALS
CPU
I[1:0] BITS
N
CYCLE DELAY
RESET
Y
VECTOR
2)
FETCH
XX
XX
OFF
OFF
OFF
RUN
ON
ON
ON
ON
ON
ON
10
4)
4)
Notes:
1. This delay occurs only if the MCU exits ACTIVE
2. Peripheral clocked with an external clock
3. Only the RTC interrupt and some specific inter-
4. Before servicing an interrupt, the CC register is
HALT mode by means of a RESET.
source can still be active.
rupts can exit the MCU from ACTIVE HALT
mode (such as external interrupt). Refer to
Table 9, “Interrupt Mapping,” on page 33
more details.
pushed on the stack. The I[1:0] bits in the CC
register are set to the current software priority
level of the interrupt routine and restored when
the CC register is popped.
ST72361
41/225
for

Related parts for ST72361K6