STR710RZ STMicroelectronics, STR710RZ Datasheet - Page 63
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STR710RZ
Manufacturer Part Number
STR710RZ
Description
ARM7TDMI-S™ 32-BIT MCU with Flash, SMI, 3 std 16-bit timers, PWM timer, fast 10-bit ADC, I2C, UART, SSP, USB and CAN
Manufacturer
STMicroelectronics
Datasheet
1.STR711FR0.pdf
(78 pages)
Specifications of STR710RZ
5 Power Saving Modes
SLOW, WAIT, LPWAIT, STOP and STANDBY modes
Conversion Range
0 to 2.5 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STR710RZH6
Manufacturer:
STMicroelectronics
Quantity:
900
Company:
Part Number:
STR710RZH6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Company:
Part Number:
STR710RZT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STR710RZT6
Manufacturer:
ST
Quantity:
20 000
STR71xF
4.3.9
Table 38.
1. Data based on design simulation and/or characterisation results, not tested in production.
2. Depends on f
3. Min. time is the minimum time to drive the output and the max. time is the maximum time to validate the data.
4. Min time is the minimun time to invalidate the output and the max time is the maximum time to put the data in Hi-Z.
t
t
t
dis(SO)
t
t
w(SCKH)
t
w(SCKL)
t
v(MO)
t
t
v(SO)
1/t
t
a(SO)
t
Symbol
t
t
t
h(MI)
su(SS)
h(SI)
t
t
su(MI)
h(MO)
h(SS)
su(SI)
h(SO)
h(MI)
t
t
h(SI)
r(SCK)
f(SCK)
f
c(SCK)
SCK
1)(2)
(1)(2)
1)(2)
(1)(2)
1)(3)
(1)
(1)(4)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
BSPI - buffered serial peripheral interface
Subject to general operating conditions for V
Refer to
function characteristics (SS, SCK, MOSI, MISO).
BSPI characteristics
PCLK1
SPI clock frequency
SPI clock rise and fall time
SS setup time
SS hold time
SCK high and low time
Data input setup time
Data input hold time
Data input hold time
Data output access time
Data output disable time
Data output valid time
Data output hold time
Data output valid time
Data output hold time
. For example, if f
I/O port pin characteristics on page 50
Parameter
PCLK1
=8 MHz, then t
Master (after enable edge)
Master (after enable edge)
Slave (after enable edge)
Slave (after enable edge)
Master f
Master f
Slave f
Slave f
capacitive charge
f
f
PCLK1
PCLK1
Conditions
presc = 6
C=50 pF
PCLK1
PCLK1
PCLK1
PCLK1
Master
Master
Master
PCLK1
Slave
Slave
Slave
Slave
Slave
Slave
Slave
=33 MHz
=33 MHz
=33 MHz
=33 MHz
= 1/f
=33 MHz,
=33 MHz
DD
PCLK1
, T
for more details on the input/output alternate
A
=125 ns and t
and f
f
PCLK1
PCLK1
1xt
2xt
Min
PCLK1
PCLK1
73
30
60
0
0
0
0
0
7
0
0
0
0
/254
v(MO)
,unless otherwise specified.
= 255 ns.
1.5xt
Electrical parameters
3xt
2xt
f
f
PCLK1
PCLK1
PCLK1
PCLK1
PCLK1
Max
135
5.5
3.3
14
87
42
72
/6
/8
+45
+12
+42
MHz
Unit
ns
63/78