STR751FR2 STMicroelectronics, STR751FR2 Datasheet - Page 68
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STR751FR2
Manufacturer Part Number
STR751FR2
Description
ARM7TDMI-S™ 32-BIT MCU with Flash, SMI, 3 std 16-bit timers, PWM timer, fast 10-bit ADC, I2C, UART, SSP, USB and CAN
Manufacturer
STMicroelectronics
Datasheet
1.STR755FV2.pdf
(84 pages)
Specifications of STR751FR2
Smart Low Power Modes
SLOW, WFI, STOP and STANDBY with backup registers
Conversion Time
min. 3.75 μs
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STR751FR2H6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Company:
Part Number:
STR751FR2T6
Manufacturer:
ST
Quantity:
10 000
Company:
Part Number:
STR751FR2T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STR751FR2T6
Manufacturer:
ST
Quantity:
20 000
Electrical parameters
68/84
SMI - serial memory interface
Subject to general operating conditions with C
Table 40.
1. Data based on characterisation results, not tested in production.
2. Max. frequency = f
3. Valid for all temperature ranges: -40 to 105 °C, with 30 pF load capacitance.
4. Valid up to 60 °C, with 10 pF load capacitance.
Figure 39. SMI timing diagram
I
Subject to general operating conditions for V
The I
described in the following table with the restriction mentioned below:
2
t
t
t
t
t
v(SMI_DOUT)
h(SMI_DOUT)
C - Inter IC control interface
v(SMI_CSSx)
h(SMI_CSSx)
t
su(SMI_DIN)
t
t
h(SMI_DIN)
Symbol
r(SMI_CK)
f(SMI_CK)
f
SMI_CK
Restriction: The I/O pins which SDA and SCL are mapped to are not “True” Open-
Drain: when configured as open-drain, the PMOS connected between the I/O pin and
V
I/O pin and V
2
SMI_DIN
SMI_DOUT
SMI_CSSX
C interface meets the requirements of the Standard I
DD_IO
SMI_CK
INPUT
is disabled, but it is still present. Also, there is a protection diode between the
SMI characteristics
OUTPUT
OUTPUT
OUTPUT
SMI clock frequency
SMI clock rise time
SMI clock fall time
Data output valid time
Data output hold time
CSS output valid time
CSS output hold time
Data input setup time
Data input hold time
DD_IO
PCLK
/2 = 64/2 = 32 MHz.
. Consequently, when using this I
t
t
v(SMI_DOUT)
v(SMI_CSS)
t
su(SMI_DIN)
MSB OUT
Parameter
(1)
t
t
h(SMI_DOUT)
h(SMI_CSS)
t
MSB IN
h(SMI_DIN)
t
c(SMI_CK)
STR750Fxx STR751Fxx STR752Fxx STR755Fxx
t
t
w(SMI_CKH)
w(SMI_CKL)
DD_IO
L
BIT6 OUT
≈
BIT6 IN
, f
30 pF.
PCLK
, and T
2
C in a multi-master network, it is
2
C communication protocol
A
unless otherwise specified.
t
t
r(SMI_CK)
f(SMI_CK)
Min
0
5
LSB OUT
LSB IN
32
48
Max
10
10
10
(2)(3)
8
0
0
(4)
Unit
MHz
ns