ST7263BK2 STMicroelectronics, ST7263BK2 Datasheet - Page 91

no-image

ST7263BK2

Manufacturer Part Number
ST7263BK2
Description
LOW SPEED USB 8-BIT MCU FAMILY WITH UP TO 32K FLASH/ROM, DFU CAPABILITY, 8-BIT ADC, WDG, TIMER, SCI and I2C
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST7263BK2

4, 8, 16 Or 32 Kbytes Program Memory
high density Flash (HDFlash), FastROM or ROM with Read-Out and Write protection

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST7263BK2M/MRK
Manufacturer:
ST
0
Part Number:
ST7263BK2M1
Manufacturer:
ST
0
Part Number:
ST7263BK2M1/MRK
Manufacturer:
ST
0
Part Number:
ST7263BK2M1/NIN
Manufacturer:
ST
0
Part Number:
ST7263BK2M1/OMT
Manufacturer:
ST
0
ST7263Bxx
3 OR Overrun error.
2 NF Noise flag.
1 FE Framing error.
0 PE Parity error.
This bit is set by hardware when the word currently being received in the shift
register is ready to be transferred into the RDR register while RDRF=1. An interrupt
is generated if RIE=1 in the SCICR2 register. It is cleared by a software sequence
(an access to the SCISR register followed by a read to the SCIDR register).
0: No Overrun error
1: Overrun error is detected
Note: When this bit is set RDR register content will not be lost but the shift register
This bit is set by hardware when noise is detected on a received frame. It is cleared
by a software sequence (an access to the SCISR register followed by a read to the
SCIDR register).
0: No noise is detected
1: Noise is detected
Note: This bit does not generate interrupt as it appears at the same time as the
This bit is set by hardware when a de-synchronization, excessive noise or a break
character is detected. It is cleared by a software sequence (an access to the SCISR
register followed by a read to the SCIDR register).
0: No Framing error is detected
1: Framing error or break character is detected
Note: This bit does not generate interrupt as it appears at the same time as the
This bit is set by hardware when a parity error occurs in receiver mode. It is cleared
by a software sequence (a read to the status register followed by an access to the
SCIDR data register). An interrupt is generated if PIE=1 in the SCICR1 register.
0: No parity error
1: Parity error
will be overwritten.
RDRF bit which itself generates an interrupt.
RDRF bit which itself generates an interrupt. If the word currently being
transferred causes both frame error and overrun error, it will be transferred
and only the OR bit will be set.
Doc ID 7516 Rev 8
On-chip peripherals
91/186

Related parts for ST7263BK2