STM8L151F3 STMicroelectronics, STM8L151F3 Datasheet - Page 83
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM8L151F3
Manufacturer Part Number
STM8L151F3
Description
STM8L-Ultra Low Power-8 bits Microcontrollers
Manufacturer
STMicroelectronics
Datasheet
1.STM8L151G2.pdf
(111 pages)
Specifications of STM8L151F3
Operating Power Supply
1.65 to 3.6 V (without BOR), 1.8 to 3.6 V (with BOR)
Temperature Range
-40 to 85 or 125 °C
5 Low Power Modes
Wait, Low power run, Low power wait, Active-halt with RTC, Halt
Ultralow Leakage Per I/0
50 nA
Fast Wakeup From Halt
5 μs
Max Freq
16 MHz, 16 CISC MIPS peak
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8L151F3P6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM8L151F3P6TR
Manufacturer:
TYCO
Quantity:
47
Company:
Part Number:
STM8L151F3U6
Manufacturer:
ST
Quantity:
2 000
Part Number:
STM8L151F3U6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM8L151F3U6TR
Manufacturer:
TI
Quantity:
1 530
STM8L151x2, STM8L151x3
Note:
I
Subject to general operating conditions for V
The STM8L I
protocol described in the following table with the restriction mentioned below:
Refer to I/O port characteristics for more details on the input/output alternate function
characteristics (SDA and SCL).
Table 40.
1. f
2. Data based on standard I
For speeds around 200 kHz, the achieved speed can have a± 5% tolerance
For other speed ranges, the achieved speed can have a± 2% tolerance
The above variations depend on the accuracy of the external components used.
2
t
w(STO:STA)
C - Inter IC control interface
Symbol
t
t
t
t
t
w(SCLH)
w(SCLL)
t
su(SDA)
t
t
su(STO)
t
t
t
su(STA)
h(SDA)
r(SDA)
f(SDA)
h(STA)
r(SCL)
f(SCL)
SYSCLK
C
b
must be at least equal to 8 MHz to achieve max fast I
SCL clock low time
SCL clock high time
SDA setup time
SDA data hold time
SDA and SCL rise time
SDA and SCL fall time
START condition hold time
Repeated START condition setup
time
STOP condition setup time
STOP to START condition time (bus
free)
Capacitive load for each bus line
2
I2C characteristics
C interface (I2C1) meets the requirements of the Standard I
2
Parameter
C protocol requirement, not tested in production.
Doc ID 018780 Rev 3
DD
, f
Min
SYSCLK
Standard mode
250
4.7
4.0
4.0
4.7
4.0
4.7
0
(2)
2
C speed (400 kHz).
I
2
, and T
C
Max
1000
300
400
(2)
A
unless otherwise specified.
Fast mode I
Min
Electrical parameters
100
1.3
0.6
0.6
0.6
0.6
1.3
0
(2)
2
C communication
Max
900
300
300
400
2
C
(1)
(2)
83/111
Unit
pF
μs
ns
μs
μs
μs