STM8AF52A9 STMicroelectronics, STM8AF52A9 Datasheet - Page 79
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM8AF52A9
Manufacturer Part Number
STM8AF52A9
Description
STM8AF52 CAN Line
Manufacturer
STMicroelectronics
Datasheet
1.STM8AF5168.pdf
(106 pages)
Specifications of STM8AF52A9
Max Fcpu
24 MHz
Program Memory
32 to 128 Kbytes Flash program; data retention 20 years at 55 °C
Data Memory
up to 2 Kbytes true data EEPROM; endurance 300 kcycles
Ram
2 Kbytes to 6 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM8AF52A9TA
Manufacturer:
HITTITE
Quantity:
90
Part Number:
STM8AF52A9TA
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8AF52A9TC
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM8AF52A9TCX
Manufacturer:
BSI
Quantity:
1 443
Company:
Part Number:
STM8AF52A9TCX
Manufacturer:
STMicroelectronics
Quantity:
10 000
Company:
Part Number:
STM8AF52A9TCY
Manufacturer:
DELTA
Quantity:
101
Company:
Part Number:
STM8AF52A9TDY
Manufacturer:
ST
Quantity:
2 000
STM8AF52/62xx, STM8AF51/61xx
10.3.9
Table 42.
1. f
2. The pad has to be configured accordingly (fast mode).
3. Values based on design simulation and/or characterization results, and not tested in production.
4. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
5. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.
t
t
t
t
dis(SO)
t
w(SCKH)
t
w(SCKL)
a(SO)
1/t
su(NSS)
Symbol
t
t
t
h(NSS)
t
t
t
t
su(MI)
t
h(MO)
su(SI)
v(MO)
h(SO)
t
v(SO)
t
h(MI)
h(SI)
r(SCK)
f(SCK)
f
SCK
c(SCK)
SCK
(3)(4)
(3)
(3)(5)
(3)
(3)
(3)
(3)
< f
(3)
(3)
(3)
(3)
(3)
(3)
(3)
MASTER
SPI clock frequency
SPI clock rise and fall time Capacitive load: C = 30 pF
NSS setup time
NSS hold time
SCK high and low time
Data input setup time
Data input hold time
Data output access time
Data output disable time
Data output valid time
Data output valid time
Data output hold time
SPI interface
Unless otherwise specified, the parameters given in
performed under ambient temperature, f
conditions. t
Refer to I/O port characteristics for more details on the input/output alternate function
characteristics (NSS, SCK, MOSI, MISO).
SPI characteristics
/2.
Parameter
MASTER
= 1/f
Master mode
Slave mode
Slave mode
Slave mode
Master mode,
f
Master mode
Slave mode
Master mode
Slave mode
Slave mode
Slave mode
Slave mode
(after enable edge)
Master mode (after enable edge)
Slave mode (after enable edge)
Master mode (after enable edge)
MASTER
MASTER
Doc ID 14395 Rev 8
.
= 8 MHz, f
Conditions
MASTER
SCK
V
V
V
V
DD
DD
DD
DD
= 4 MHz
< 4.5 V
= 4.5 V to 5.5 V
< 4.5 V
= 4.5 V to 5.5 V
frequency, and V
Table 42
are derived from tests
4 * t
Electrical characteristics
DD
Min
110
MASTER
70
10
25
31
12
—
—
—
—
—
0
0
5
5
7
0
supply voltage
3* t
25
Max
140
6
8
MASTER
30
10
—
—
—
—
—
—
75
53
—
—
(1)
(1)
(2)
79/106
MHz
Unit
ns