STM8AF6226 STMicroelectronics, STM8AF6226 Datasheet - Page 22

no-image

STM8AF6226

Manufacturer Part Number
STM8AF6226
Description
STM8AF62 Standard Line
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8AF6226

Max Fcpu
16 MHz
Flash Program Memory
16 to 32 Kbytes Flash; data retention 20 years at 55 °C after 1 kcycle
Data Memory
0.5 to 1 Kbyte true data EEPROM; endurance 300 kcycles
Ram
1 to 2 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8AF6226TASSS
Manufacturer:
ST
0
Part Number:
STM8AF6226TASSSX
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8AF6226TASSSY
Manufacturer:
STMicroelectronics
Quantity:
1 200
Part Number:
STM8AF6226TASSSY
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8AF6226TASSSY
Manufacturer:
ST
0
Part Number:
STM8AF6226TASSSY
0
Part Number:
STM8AF6226TAY
Manufacturer:
ST
0
Company:
Part Number:
STM8AF6226TAY
Quantity:
1 500
Company:
Part Number:
STM8AF6226TAY
Quantity:
1 500
Part Number:
STM8AF6226TCSSS
Manufacturer:
ST
Quantity:
1 241
Part Number:
STM8AF6226TCSSSY
Manufacturer:
st
Quantity:
157
Part Number:
STM8AF6226TCSSSY
Manufacturer:
ST
Quantity:
20 000
Product overview
5.9.3
22/91
Universal asynchronous receiver/transmitter with LIN support
(LINUART)
The devices covered by this datasheet contain one LINUART interface. The interface is
available on all the supported packages. The LINUART is an asynchronous serial
communication interface which supports extensive LIN functions tailored for LIN slave
applications. In LIN mode it is compliant to the LIN standards rev 1.2 to rev 2.1.
Detailed feature list:
LIN mode
Master mode:
Slave mode:
UART mode
Wakeup from Halt on address detection in slave mode
LIN break and delimiter generation
LIN break and delimiter detection with separate flag and interrupt source for read back
checking.
Autonomous header handling – one single interrupt per valid header
Mute mode to filter responses
Identifier parity error checking
LIN automatic resynchronization, allowing operation with internal RC oscillator (HSI)
clock source
Break detection at any time, even during a byte reception
Header errors detection:
Full duplex, asynchronous communications - NRZ standard format (mark/space)
High-precision baud rate generator
Programmable data word length (8 or 9 bits) – 1 or 2 stop bits – parity control
Separate enable bits for transmitter and receiver
Error detection flags
Reduced power consumption mode
Multi-processor communication - enter mute mode if address match does not occur
Wakeup from mute mode (by idle line detection or address mark detection)
Two receiver wakeup modes:
Successful address/data communication
Error condition
Wakeup from Halt
Delimiter too short
Synch field error
Deviation error (if automatic resynchronization is enabled)
Framing error in synch field or identifier field
Header time-out
A common programmable transmit and receive baud rates up to f
Doc ID 14952 Rev 5
STM8AF61xx, STM8AF62xx
MASTER
/16

Related parts for STM8AF6226