STM8L152C4 STMicroelectronics, STM8L152C4 Datasheet - Page 35
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM8L152C4
Manufacturer Part Number
STM8L152C4
Description
SM8L-Ultra Low Power-8 bit Microcontrollers
Manufacturer
STMicroelectronics
Datasheet
1.STM8L151G4.pdf
(126 pages)
Specifications of STM8L152C4
Temp. Range
- 40 °C to 85, 105 or 125 °C
5 Low Power Modes
Wait, Low power run (5.1 μA), Low power wait (3 μA), Active-halt with full RTC (1.3 μA), Halt (350 nA)
Consumption
195 μA/MHz+440μA
Ultralow Leakage Per I/0
50 nA
Fast Wakeup From Halt
4.7 μs
Lcd
up to 4x28 segments w/ step-up converter
4 Channels; Supported Peripherals
ADC, DAC, SPI, I2C, USART, timers
2 Watchdogs
1 Window, 1 Independent
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM8L152C4T6
Manufacturer:
NXP
Quantity:
21 000
Company:
Part Number:
STM8L152C4T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8L152C4T6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM8L152C4T6TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Company:
Part Number:
STM8L152C4U6
Manufacturer:
STMicroelectronics
Quantity:
50
Part Number:
STM8L152C4U6
Manufacturer:
ST
Quantity:
20 000
STM8L151xx, STM8L152xx
5
5.1
Memory and register map
Memory mapping
The memory map is shown in
Figure 9.
1.
2. The VREFINT_Factory_CONV byte represents the LSB of the V
3. The TS_Factory_CONV_V90 byte represents the LSB of the V
4. Refer to
0x00 7EFF
0x00 FFFF
0x00 0FFF
0x00 4FFF
0x00 5FFF
0x00 7FFF
0x00 07FF
0x00 13FF
0x00 47FF
0x00 48FF
0x00 57FF
0x00 67FF
0x00 7F00
0x00 807F
0x00 0000
0x00 0800
0x00 1000
0x00 1400
0x00 4800
0x00 4900
0x00 4909
0x00 4910
0x00 4911
0x00 4912
0x00 4925
0x00 4926
0x00 4931
0x00 4932
0x00 5000
0x00 5800
0x00 6000
0x00 6800
0x00 8000
0x00 8080
Table 6
address.
MSB have a fixed value: 0x6.
have a fixed value: 0x3.
registers, and to
lists the boundary addresses for each memory size. The top of the stack is at the RAM end
Table 9
Memory map
GPIO and peripheral registers
VREFINT_Factory_CONV
Reset and interrupt vectors
TS_Factory_CONV_V90
Flash program memory
CPU/SWIM/Debug/ITC
Stack
for an overview of hardware register mapping, to
Table 10
RAM
(up to 32 Kbytes)
Medium-density
Data EEPROM
Option bytes
Boot ROM
(2 Kbytes)
Unique ID
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Registers
(1 Kbyte)
including
(513 bytes)
(2 Kbytes)
for information on CPU/SWIM/debug module controller registers.
Figure
Doc ID 15962 Rev 9
(1)
(1)
(3)
(2)
9.
90
REFINT
12-bit ADC conversion result. The MSB
Table 8
12-bit ADC conversion result. The
0x00 509E
0x00 50A0
0x00 50A6
0x00 50C0
0x00 50D3
0x00 50B0
0x00 50B2
0x00 50E0
0x00 50F3
0x00 52B0
0x00 52E0
0x00 52FF
0x00 5000
0x00 5050
0x00 5070
0x00 5140
0x00 5200
0x00 5210
0x00 5230
0x00 5250
0x00 5280
0x00 5340
0x00 5380
0x00 5400
0x00 5430
0x00 5440
for details on I/O port hardware
Memory and register map
GPIO Ports
ITC-EXTI
SYSCFG
USART1
WWDG
COMP
DMA1
IWDG
IRTIM
Flash
BEEP
ADC1
PWR
TIM3
TIM1
TIM4
WFE
SPI1
TIM2
RST
RTC
I2C1
DAC
LCD
CLK
RI
35/126