STM8AF62AA STMicroelectronics, STM8AF62AA Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM8AF62AA
Manufacturer Part Number
STM8AF62AA
Description
STM8AF62 Standard Line
Manufacturer
STMicroelectronics
Datasheet
1.STM8AF5168.pdf
(106 pages)
Specifications of STM8AF62AA
Max Fcpu
24 MHz
Program Memory
32 to 128 Kbytes Flash program; data retention 20 years at 55 °C
Data Memory
up to 2 Kbytes true data EEPROM; endurance 300 kcycles
Ram
2 Kbytes to 6 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM8AF62AATAY
Manufacturer:
STMicroelectronics
Quantity:
10 000
Pinouts and pin description
Table 12.
34/106
41 33 25 17
42
43 34 26 18 PC1/TIM1_CH1 I/O
44 35 27 19 PC2/TIM1_CH2 I/O
45 36 28 20 PC3/TIM1_CH3 I/O
46 37 29 21 PC4/TIM1_CH4 I/O
47 38 30 22
48 39 31
49 40 32
50 41 33 23 PC6/SPI_MOSI I/O
51 42 34 24 PC7/SPI_MISO I/O
52 43 35
53 44 36
54 45
55 46
56 47
57 48
58
59
60
61
62
63 49
64 50
65 51
Pin number
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
STM8A microcontroller family pin description (continued)
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
PC0/ADC_ETR I/O
PC5/SPI_SCK
PE5/SPI_NSS
PG0/CAN_Tx
PG1/CAN_Rx
Pin name
V
V
DDIO_2
SSIO_2
PG2
PG3
PG4
PG5
PG6
PG7
PI0
PI1
PI2
PI3
PI4
PI5
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
S
S
— —
— —
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Input
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Doc ID 14395 Rev 8
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
X
X
X
X
X
X
X
X
X
HS O3
HS O3
HS O3
HS O3
— O1
— O1
— O3
—
—
— O3
— O3
— O1
— O1
— O1
— O1
— O1
— O1
— O1
— O1
— O1
— O1
— O1
— O1
— O1
— O1
Output
—
—
—
—
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
—
—
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
STM8AF52/62xx, STM8AF51/61xx
function
Port C0
Port C1
Port C2
Port C3
Port C4
Port C5
Port C6
Port C7
Port G0 CAN transmit
Port G1
Port G2
Port G3
Port G4
Port G5
Port G6
Port G7
Port E5
Port I0
Port I1
Port I2
Port I3
Port I4
Port I5
reset)
(after
Main
I/O power supply
I/O ground
CAN receive
SPI master/
ADC trigger
in/ slave out
slave select
SPI master
SPI master
channel 1
channel 2
channel 3
channel 4
alternate
SPI clock
function
Timer 1 -
Timer 1 -
Timer 1 -
Timer 1-
Default
slave in
input
out/
—
—
—
—
—
—
—
—
—
—
—
—
after remap
[option bit]
Alternate
function
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—