STM8L152K4 STMicroelectronics, STM8L152K4 Datasheet - Page 124
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM8L152K4
Manufacturer Part Number
STM8L152K4
Description
STM8L-Ultra Low Power-8 bits Microcontrollers
Manufacturer
STMicroelectronics
Datasheet
1.STM8L151G4.pdf
(126 pages)
Specifications of STM8L152K4
Temp. Range
- 40 °C to 85, 105 or 125 °C
5 Low Power Modes
Wait, Low power run (5.1 μA), Low power wait (3 μA), Active-halt with full RTC (1.3 μA), Halt (350 nA)
Consumption
195 μA/MHz+440μA
Ultralow Leakage Per I/0
50 nA
Fast Wakeup From Halt
4.7 μs
Lcd
up to 4x28 segments w/ step-up converter
4 Channels; Supported Peripherals
ADC, DAC, SPI, I2C, USART, timers
2 Watchdogs
1 Window, 1 Independent
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM8L152K4T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Company:
Part Number:
STM8L152K4U6
Manufacturer:
STMicroelectronics
Quantity:
2 300
Company:
Part Number:
STM8L152K4U6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Revision history
124/126
Table 69.
06-Sep-2011
11-Mar-2011
Date
Document revision history
Revision
6 cont’d
7
Modified OPT1 and OPT4 description in
description on page
Updated
I/Os” replaced with “high sink I//Os”.
Updated R
on page
Added Tape & Reel option to
ordering information scheme on page
Features: updated bullet point concerning capacitive sensing
channels.
Section 3.1: Low power
definitions.
Section 3.4: Clock
‘System clock sources bullet point’.
Section 3.12: System configuration controller and routing
replaced last sentence concerning management of charge transfer
acquisition sequence.
Added
Section 3.19: Development
Table 5: Medium density STM8L15x pin
to second column (same pinout as UFQFPN32); “Timer X - trigger”
replaced by “Timer X - external trigger”; added note at the end of
this table concerning the slope control of all GPIO pins.
Table 11: Interrupt
some of the source blocks and descriptions.
Section 7: Option
by UM0470.
Table 13: Option byte
setting (0xAA) for OPT0.
NRST
Recommended NRST pin configuration on page
Table 47: TS
parameter T
Table 48: Comparator 1
‘Comparator offset error’; added footnote
Table 49: Comparator 2
V
Table 50: DAC
voltage (DACOUT buffer ON).
Section 9.3.14: 12-bit ADC1
Replaced
outline
(dimensions in
Figure 52: Medium density STM8L15x ordering information
removed ‘TR = Tape & Reel”.
Doc ID 15962 Rev 9
offset
, I
pin: updated text above
Section 3.13: Touchsensing
and
COMP2
103.
Section 9: Electrical parameters on page 53
Figure 44: UFQFPN48 7 x 7 mm, 0.5 mm pitch, package
HN and
Figure 45: UFQFPN48 7 x 7 mm recommended footprint
S_TEMP
characteristics: removed typ and max values for the
; added footnotes
characteristics: updated max value for DAC_OUT
mm).
R
bytes: replaced PM0051 by PM0054 and UM0320
management: added ‘kHz’ to 32.768 in the
mapping: merged footnotes 1 and 2; updated
HN
; added min value for same.
50.
description: replaced the factory default
descriptions in
modes: updated Wait mode and Halt mode
characteristics: added typ value for
characteristics: updated t
support: updated the Bootloader.
characteristics: updated.
Changes
Figure 52: Medium density STM8L15x
Figure
1.
and
STM8L151xx, STM8L152xx
Table 45: LCD characteristics
33; updated
123.
3.
description: added LQFP32
Table 12: Option byte
1.
94.
START
Figure 33:
“standard
, t
dslow
interface:
scheme:
, t
dfast
,